6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-25 03:32:01 +00:00
Code Issues Projects Releases Wiki Activity

Minor syntax and wiring fixes.

Browse Source
This commit is contained in:
Thomas Harte 2017-06-01 22:33:05 -04:00
parent c95c32a9fe
commit d14902700a
3 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
OSBindings/Mac/Clock SignalTests/Bridges/TestMachineZ80.mm
View File

@ -119,7 +119,7 @@ static CPU::Z80::Register registerForRegister(CSTestMachineZ80Register reg) {
- (instancetype)init {
if(self = [super init]) {
_processor = CPU::Z80::AllRAMProcessor::Processor();
_processor.reset_power_on();
_processor->reset_power_on();
_cppTrapHandler = new MachineTrapHandler(self);
_busOperationHandler = new BusOperationHandler(self);
_busOperationCaptures = [[NSMutableArray alloc] init];

4
Processors/Z80/Z80AllRAM.cpp
View File

@ -70,6 +70,10 @@ class ConcreteAllRAMProcessor: public AllRAMProcessor, public Processor<Concrete
bool get_halt_line() {
return CPU::Z80::Processor<ConcreteAllRAMProcessor>::get_halt_line();
}
void reset_power_on() {
return CPU::Z80::Processor<ConcreteAllRAMProcessor>::reset_power_on();
}
};
}

1
Processors/Z80/Z80AllRAM.hpp
View File

@ -32,6 +32,7 @@ class AllRAMProcessor:
virtual uint16_t get_value_of_register(Register r) = 0;
virtual void set_value_of_register(Register r, uint16_t value) = 0;
virtual bool get_halt_line() = 0;
virtual void reset_power_on() = 0;
protected:
MemoryAccessDelegate *delegate_;