6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-12-27 16:31:31 +00:00
Code Issues Projects Releases Wiki Activity

Corrects possible confusion as documentation recommends Cycles(0) as default, but then gives Cycles(1).

Browse Source
This commit is contained in:
Thomas Harte 2017-09-01 20:49:24 -04:00
parent 615f7ce176
commit de218611e4
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Processors/6502/6502.hpp
View File

@ -93,7 +93,7 @@ class BusHandler {
Cycles(1) to describe lengthened bus cycles.
*/
Cycles perform_bus_operation(CPU::MOS6502::BusOperation operation, uint16_t address, uint8_t *value) {
return Cycles(0);
return Cycles(1);
}
/*!