6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-07-05 10:28:58 +00:00
Code Issues Projects Releases Wiki Activity

Further mildly increases logging.

Browse Source
This commit is contained in:
Thomas Harte 2021-07-19 20:54:32 -04:00
parent 3767cc7c0b
commit e1a410bf3d
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
Machines/Amiga/Amiga.cpp
View File

@ -95,6 +95,7 @@ class ConcreteMachine:
// directly to the chip enables.
if((address & 0xe0'0000) == 0xa0'0000) {
const int reg = address >> 8;
LOG("CIA access: " << PADHEX(4) << *cycle.address);
if(cycle.operation & Microcycle::Read) {
uint16_t result = 0xffff;
@ -203,6 +204,7 @@ class ConcreteMachine:
} else {
// This'll do for open bus, for now.
cycle.set_value16(0xffff);
LOG("Unmapped access to " << PADHEX(4) << *cycle.address);
}
}
} else {