6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2024-11-18 17:06:15 +00:00
Code Issues Projects Releases Wiki Activity

Attempt to deal with data aborts.

Browse Source
This commit is contained in:
Thomas Harte 2024-03-01 10:38:08 -05:00
parent 5759798ad7
commit f2f59a4de5
1 changed files with 40 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

44
OSBindings/Mac/Clock SignalTests/ARMDecoderTests.mm
View File

@ -361,14 +361,19 @@ struct Scheduler {
constexpr BlockDataTransferFlags flags(f);
// TODO: inclusion of the base in the register list.
// TODO: data aborts.
uint32_t address = transfer.base() == 15 ?
registers_.pc_status(8) :
registers_.active[transfer.base()];
const uint32_t initial_address = address;
const uint16_t list = transfer.register_list();
struct {
uint32_t *target = nullptr;
uint32_t value;
} last_replacement;
// Writes are always from lowest address to highest; asking for storage downward
// just results in predecrementation of the address.
if constexpr (!flags.add_offset()) {
@ -379,16 +384,43 @@ struct Scheduler {
[[maybe_unused]] uint32_t final_address = address;
bool completed_all_visits = true;
bool visits_succeeded = true;
const auto visit = [&](uint32_t &value) {
if constexpr (flags.pre_index() == flags.add_offset()) {
address += 4;
}
if constexpr (flags.operation() == BlockDataTransferFlags::Operation::STM) {
bus_.template read<uint32_t>(address, value, registers_.mode(), false);
// "If the abort occurs during a store multiple instruction, ARM takes little action until
// the instruction completes, whereupon it enters the data abort trap. The memory manager is
// responsible for preventing erroneous writes to the memory."
visits_succeeded &= bus_.template write<uint32_t>(address, value, registers_.mode(), false);
} else {
completed_all_visits &= bus_.template write<uint32_t>(address, value, registers_.mode(), false);
// When ARM detects a data abort during a load multiple instruction, it modifies the operation of
// the instruction to ensure that recovery is possible.
//
// * Overwriting of registers stops when the abort happens. The aborting load will not
// take place, nor will the preceding one ...
// * The base register is restored, to its modified value if write-back was requested.
if(visits_succeeded) {
const uint32_t replaced = value;
visits_succeeded &= bus_.template read<uint32_t>(address, value, registers_.mode(), false);
if(visits_succeeded) {
last_replacement.value = replaced;
last_replacement.target = &value;
} else {
if(last_replacement.target) {
*last_replacement.target = last_replacement.value;
}
if constexpr (!flags.write_back_address()) {
if(transfer.base() != 15) {
registers_.active[transfer.base()] = initial_address;
}
}
}
}
}
if constexpr (!flags.pre_index() != flags.add_offset()) {
@ -444,6 +476,10 @@ struct Scheduler {
if(adopt_user_mode) {
registers_.set_mode(original_mode);
}
if(!visits_succeeded) {
registers_.exception<Registers::Exception::DataAbort>();
}
}
void software_interrupt() {