6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-10-12 13:17:45 +00:00
Code Issues Projects Releases Wiki Activity

The ACIA actually has two clocks, though on an ST they're both 500,000 Hz.

Browse Source
This commit is contained in:
Thomas Harte
2019-10-13 21:32:34 -04:00
parent 374439693e
commit ff62eb6dce
3 changed files with 28 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
Components/6850/6850.cpp
View File

@@ -13,9 +13,13 @@
using namespace Motorola::ACIA;
ACIA::ACIA(int clock_rate) {
transmit.set_writer_clock_rate(clock_rate);
request_to_send.set_writer_clock_rate(clock_rate);
const HalfCycles ACIA::SameAsTransmit;
ACIA::ACIA(HalfCycles transmit_clock_rate, HalfCycles receive_clock_rate) :
transmit_clock_rate_(transmit_clock_rate),
receive_clock_rate_((receive_clock_rate != SameAsTransmit) ? receive_clock_rate : transmit_clock_rate) {
transmit.set_writer_clock_rate(transmit_clock_rate.as_int());
request_to_send.set_writer_clock_rate(transmit_clock_rate.as_int());
}
uint8_t ACIA::read(int address) {
@@ -149,6 +153,6 @@ ClockingHint::Preference ACIA::preferred_clocking() {
return (transmit.write_data_time_remaining() > 0) ? ClockingHint::Preference::JustInTime : ClockingHint::Preference::None;
}
bool ACIA::get_interrupt_line() {
bool ACIA::get_interrupt_line() const {
return interrupt_request_;
}