Thomas Harte
|
18def0c97d
|
Correct extension ROM visibility.
|
2023-01-13 22:22:58 -05:00 |
|
Thomas Harte
|
5f85074caa
|
Restore repeated lookup of timed machine.
This restores culling of abandoned parallel machines during dynamic analysis.
|
2023-01-13 22:02:15 -05:00 |
|
Thomas Harte
|
f0a4d1d8ec
|
Wire up did-page notifications.
|
2023-01-13 21:54:59 -05:00 |
|
Thomas Harte
|
fb0241cf6e
|
Be overt about alignment.
|
2023-01-13 14:30:17 -05:00 |
|
Thomas Harte
|
50b5122969
|
For an MSX 2, the extension ROM is obligatory.
|
2023-01-13 14:18:39 -05:00 |
|
Thomas Harte
|
9f450b3ccb
|
Expose the extension ROM to an MSX 2.
|
2023-01-13 14:16:12 -05:00 |
|
Thomas Harte
|
4190d25698
|
Ensure RAM is properly sized and available.
|
2023-01-13 14:07:54 -05:00 |
|
Thomas Harte
|
befc81743a
|
Fix base RAM mapping.
|
2023-01-13 09:31:56 -05:00 |
|
Thomas Harte
|
23ff3fc366
|
Ensure all routes go somewhere.
|
2023-01-13 08:05:12 -05:00 |
|
Thomas Harte
|
78ce439b9b
|
Add missing header; correct type.
|
2023-01-12 23:08:01 -05:00 |
|
Thomas Harte
|
ce440d52b3
|
Standardise name.
|
2023-01-12 23:02:24 -05:00 |
|
Thomas Harte
|
2e7e5ea12b
|
Fleshes out most of a cleaner memory slot layout.
|
2023-01-12 23:01:11 -05:00 |
|
Thomas Harte
|
0d8c014099
|
Secondary slot selections are per primary slot.
|
2023-01-11 13:15:00 -05:00 |
|
Thomas Harte
|
fee82d3baa
|
Fix typo.
|
2023-01-11 13:14:42 -05:00 |
|
Thomas Harte
|
76ad465030
|
Also seek the extension ROM for the MSX 2.
|
2023-01-11 12:56:09 -05:00 |
|
Thomas Harte
|
483ee8a74f
|
Add a catch for the secondary paging register.
|
2023-01-10 22:24:40 -05:00 |
|
Thomas Harte
|
520ae7f2b2
|
Pick generic BIOS based on machine type.
|
2023-01-10 22:15:01 -05:00 |
|
Thomas Harte
|
ae5b81c0ab
|
Add MSX 2 to the ROM catalogue.
|
2023-01-10 18:17:17 -05:00 |
|
Thomas Harte
|
6bd261b222
|
Add storage for secondary paging.
|
2023-01-10 18:07:31 -05:00 |
|
Thomas Harte
|
53bb17c848
|
Use model as a compile-time MSX configurator.
|
2023-01-10 14:55:57 -05:00 |
|
Thomas Harte
|
6e0f260478
|
Add a model field.
|
2023-01-10 14:52:09 -05:00 |
|
Thomas Harte
|
19e333d117
|
Merge branch 'master' into SecondarySlots
|
2023-01-10 14:40:49 -05:00 |
|
Thomas Harte
|
3352feb21b
|
Merge pull request #1113 from TomHarte/VDPs
TMS9918 &c: Eliminate hard-coded assumption of 16kb.
|
2023-01-10 14:40:38 -05:00 |
|
Thomas Harte
|
73549eb38c
|
Document quite a bit more, to refresh my memory.
|
2023-01-10 14:40:03 -05:00 |
|
Thomas Harte
|
dbff7592f5
|
Merge pull request #1112 from TomHarte/VDPs
Clean up TMS9918-related code.
|
2023-01-10 13:40:47 -05:00 |
|
Thomas Harte
|
4d96122884
|
Eliminate hard-coded assumption of 16kb.
Clearly I'll have to do something else to support 128k+, probably move the ram pointer?
|
2023-01-10 12:38:19 -05:00 |
|
Thomas Harte
|
9085ba4081
|
Update SMS VDP tests.
|
2023-01-09 22:58:12 -05:00 |
|
Thomas Harte
|
f1f16d1f9a
|
Clarify and simplify half_cycles_before_internal_cycles.
|
2023-01-09 22:55:46 -05:00 |
|
Thomas Harte
|
fd14829992
|
Avoid hand-writing all the various conversions.
|
2023-01-09 22:34:56 -05:00 |
|
Thomas Harte
|
c0fe88a5bb
|
Apply clock conversion to existing usages of do_external_slot.
|
2023-01-09 13:54:49 -05:00 |
|
Thomas Harte
|
4d9d684618
|
Add TODO on dangling hard-coded conversion.
|
2023-01-08 21:44:25 -05:00 |
|
Thomas Harte
|
a0a835cf10
|
Export memory size into traits.
|
2023-01-08 21:37:20 -05:00 |
|
Thomas Harte
|
ef67205ce8
|
Set pixel count per mode.
|
2023-01-08 21:31:00 -05:00 |
|
Thomas Harte
|
794adf470b
|
Break assumption that cycles = pixels; fix pixel clocking.
|
2023-01-08 21:25:22 -05:00 |
|
Thomas Harte
|
8cc20844a9
|
Clock convert for draw_ calls.
|
2023-01-08 17:31:08 -05:00 |
|
Thomas Harte
|
b522d65c50
|
Fix border lengths.
|
2023-01-08 17:04:19 -05:00 |
|
Thomas Harte
|
cb19c2ffb0
|
Honour internal-clocked timing constants.
|
2023-01-08 14:10:06 -05:00 |
|
Thomas Harte
|
5f6ddf8557
|
Avoid expressing the same thing at different clock rates.
|
2023-01-08 13:58:12 -05:00 |
|
Thomas Harte
|
72e0bfecc1
|
Edge towards clock-independent line composition.
|
2023-01-07 14:57:32 -05:00 |
|
Thomas Harte
|
cdf547ac82
|
Decline to provide synthetic text mode timing on the Mega Drive.
|
2023-01-07 14:37:06 -05:00 |
|
Thomas Harte
|
dd5b4b484a
|
Avoid double responsibility for state.
|
2023-01-07 14:34:33 -05:00 |
|
Thomas Harte
|
56831e02fc
|
Expand fixed timing constants.
|
2023-01-07 13:10:51 -05:00 |
|
Thomas Harte
|
5d2d3944ef
|
Make VRAM access delay a timing property.
|
2023-01-07 12:48:43 -05:00 |
|
Thomas Harte
|
f9e21df701
|
Avoid further hard-coded 342s.
|
2023-01-07 09:13:34 -05:00 |
|
Thomas Harte
|
bb436204f6
|
Merge branch 'VDPs' of github.com:TomHarte/CLK into VDPs
|
2023-01-07 09:10:50 -05:00 |
|
Thomas Harte
|
de45536b5c
|
Elucidate a magic constant, add an extra constexpr.
|
2023-01-07 09:10:41 -05:00 |
|
Thomas Harte
|
ebc1264c2c
|
Create a common home for timing information.
|
2023-01-06 22:39:46 -05:00 |
|
Thomas Harte
|
4875148617
|
Fill in Mega Drive numbers.
|
2023-01-05 14:22:51 -05:00 |
|
Thomas Harte
|
7a82b76911
|
Ensure visibility of memset.
|
2023-01-05 13:21:03 -05:00 |
|
Thomas Harte
|
27d37f71ec
|
Generalise and better factor bit reversal and TMS drawing.
|
2023-01-05 13:18:10 -05:00 |
|