Thomas Harte
|
9a56d053f8
|
Introduce/extend 68k enums to cover 68020 instruction set.
|
2022-10-22 15:20:30 -04:00 |
|
Thomas Harte
|
1a7509e860
|
Properly announce ::SameAddress.
|
2022-09-05 22:26:45 -04:00 |
|
Thomas Harte
|
93c1f7fc90
|
Include prefetch in 68000 state.
|
2022-09-05 22:00:04 -04:00 |
|
Thomas Harte
|
4ddbf095f3
|
Fully banish flush from the processors.
|
2022-07-12 10:49:53 -04:00 |
|
Thomas Harte
|
a5b7ef5498
|
Further compact list of potential switch targets.
|
2022-06-30 08:31:51 -04:00 |
|
Thomas Harte
|
11305c2e6b
|
Eliminate large gap in case values.
|
2022-06-29 21:40:48 -04:00 |
|
Thomas Harte
|
b1d8a45339
|
Just disable the diagnostic.
|
2022-06-29 21:13:00 -04:00 |
|
Thomas Harte
|
c133f80c73
|
Try a compiler-specific attribute.
|
2022-06-29 19:20:44 -04:00 |
|
Thomas Harte
|
58b04cdfa4
|
Switch to an alternative form of avoiding unused goto warnings.
|
2022-06-29 19:08:41 -04:00 |
|
Thomas Harte
|
a0bc332fe6
|
Taking a second parse, prefer non-lookup-table solutions.
|
2022-06-17 11:55:38 -04:00 |
|
Thomas Harte
|
b0ab5b7b62
|
Simplify Microcycle helpers.
|
2022-06-16 21:34:24 -04:00 |
|
Thomas Harte
|
dc8103ea82
|
Fix return address following a STOP.
|
2022-06-16 15:10:35 -04:00 |
|
Thomas Harte
|
7d00b50e13
|
Fix upper/lower_data_select; simplify value8_low.
|
2022-06-15 21:11:31 -04:00 |
|
Thomas Harte
|
12b058867e
|
Correct very minor typo.
|
2022-06-15 19:34:54 -04:00 |
|
Thomas Harte
|
8ff09a1923
|
Fix value8_high .
|
2022-06-15 19:34:49 -04:00 |
|
Thomas Harte
|
62fa0991ed
|
Disallow copying, add some basic asserts.
|
2022-06-15 19:34:43 -04:00 |
|
Thomas Harte
|
24823233ff
|
Add spurious interrupt support.
|
2022-06-15 11:00:27 -04:00 |
|
Thomas Harte
|
bd056973ba
|
Don't allow STOP state to block execution.
|
2022-06-15 10:56:45 -04:00 |
|
Thomas Harte
|
5420fd5aa3
|
Fix: new status word is still in prefetch.
|
2022-06-15 10:54:34 -04:00 |
|
Thomas Harte
|
93615f6647
|
Apply new status before entering STOP loop.
|
2022-06-15 10:50:03 -04:00 |
|
Thomas Harte
|
0ace9634ce
|
Fix MOVEA.
|
2022-06-14 21:56:48 -04:00 |
|
Thomas Harte
|
48d51759cd
|
At huge copy-and-paste cost, fix MOVE.l.
|
2022-06-14 21:22:28 -04:00 |
|
Thomas Harte
|
bfd0b683bf
|
Extend MOVE.b fix to cover MOVE.w.
|
2022-06-14 17:04:11 -04:00 |
|
Thomas Harte
|
61e0f60e94
|
Add specialised MOVE.b to correct bus sequencing.
This is a bit of a trial balloon; .w and .l to come.
|
2022-06-13 21:49:00 -04:00 |
|
Thomas Harte
|
7fa715e37a
|
Provide more thorough documentation.
|
2022-06-13 15:27:23 -04:00 |
|
Thomas Harte
|
e066546c13
|
Resolve PEA timing errors.
|
2022-06-13 14:08:42 -04:00 |
|
Thomas Harte
|
4a75691005
|
Avoid double conditional for CalcEffectiveAddressIdleFor8bitDisplacementAndPreDec.
|
2022-06-13 10:27:22 -04:00 |
|
Thomas Harte
|
8ada73b283
|
Use the outer switch for addressing mode dispatch, saving a lot of syntax.
|
2022-06-13 08:57:49 -04:00 |
|
Thomas Harte
|
2a9a05785c
|
Bus and address error don't affect interrupt level.
|
2022-06-11 21:10:24 -04:00 |
|
Thomas Harte
|
c3345dd839
|
Fix MOVEM timing.
|
2022-06-10 21:52:07 -04:00 |
|
Thomas Harte
|
aec4bf9d45
|
Correct TAS timing.
|
2022-06-10 15:57:35 -04:00 |
|
Thomas Harte
|
f8643a62e6
|
Change RTE and RTR read order.
|
2022-06-09 21:47:28 -04:00 |
|
Thomas Harte
|
64053d697f
|
Take improved guess at address error stacking order.
|
2022-06-09 16:17:09 -04:00 |
|
Thomas Harte
|
da8e6737c6
|
Fix standard exception stack write order.
|
2022-06-08 16:15:11 -04:00 |
|
Thomas Harte
|
ab35016aae
|
Clear any time debt upon phoney reset.
|
2022-06-08 15:12:32 -04:00 |
|
Thomas Harte
|
079c3fd263
|
Abort address error-causing exceptions before they begin.
|
2022-06-08 14:43:31 -04:00 |
|
Thomas Harte
|
8cbf929671
|
Don't duplicate work that the RESET program already does.
|
2022-06-08 11:42:56 -04:00 |
|
Thomas Harte
|
9009645cea
|
Add 'reset' functions.
|
2022-06-07 16:55:39 -04:00 |
|
Thomas Harte
|
a4baa33e2f
|
Ensure RTE triggers a stack pointer change if needed.
|
2022-06-06 16:08:50 -04:00 |
|
Thomas Harte
|
cfafbfd141
|
Fix interrupt acknowledge cycle: signals and data size.
|
2022-06-04 21:23:57 -04:00 |
|
Thomas Harte
|
542126194a
|
Capture interrupt input at the end of an access cycle, not the beginning.
All still a guess.
|
2022-06-03 15:39:53 -04:00 |
|
Thomas Harte
|
02b6ea6c46
|
Factor out would-accept-interrupt test, per uncertainty re: level 7.
|
2022-06-03 08:31:56 -04:00 |
|
Thomas Harte
|
6fcaf3571e
|
Fix bus/address error exception frame: order and contents.
|
2022-06-03 08:27:49 -04:00 |
|
Thomas Harte
|
f8e933438e
|
Add missing tail cost.
|
2022-06-02 12:26:25 -04:00 |
|
Thomas Harte
|
2bd20446bb
|
Merge branch '68000Mk2' of github.com:TomHarte/CLK into 68000Mk2
|
2022-06-02 05:39:32 -04:00 |
|
Thomas Harte
|
659e4f6987
|
Include fixed cost of rolls. Which includes providing slightly more information to did_shift .
|
2022-06-01 20:30:51 -04:00 |
|
Thomas Harte
|
cd5f3c90c2
|
Ensure proper resumption after a forced exit in will_perform .
|
2022-06-01 15:27:09 -04:00 |
|
Thomas Harte
|
91a6911a51
|
Correct ADDA/SUBA timing.
|
2022-06-01 15:03:03 -04:00 |
|
Thomas Harte
|
0857dd0ae5
|
Include fixed base cost in MULU and MULS.
|
2022-06-01 14:05:23 -04:00 |
|
Thomas Harte
|
62ed1ca2fd
|
Fix MOVE CCR permissions.
|
2022-06-01 09:22:47 -04:00 |
|