Thomas Harte
|
8278809383
|
Attempts to get more rigorous on communicating outward control line changes.
|
2019-05-08 13:33:22 -04:00 |
|
Thomas Harte
|
4367459cf2
|
Takes a first go at handshake and pulse modes.
|
2019-05-08 12:48:29 -04:00 |
|
Thomas Harte
|
254132b83d
|
Eliminates 6522Base in pursuit of working handshake modes.
Specifically: this means that the places from which the BusHandler may be called are more numerous.
|
2019-05-08 12:35:17 -04:00 |
|
Thomas Harte
|
7e6d4f5a3e
|
Adds emulation of the real-time clock.
|
2019-05-08 00:12:19 -04:00 |
|
Thomas Harte
|
ce099a297a
|
Eliminates RAM writes in ROM area.
I no longer think that logic is correct.
|
2019-05-07 17:16:22 -04:00 |
|
Thomas Harte
|
96facc103a
|
Adds an IWM shim and corrects graphics output.
... now that there is some.
|
2019-05-05 21:55:34 -04:00 |
|
Thomas Harte
|
62a1d69cee
|
Implements proper AY IO output behaviour.
|
2019-03-05 20:20:26 -05:00 |
|
Thomas Harte
|
d97348dd38
|
Eliminates dangling uses of printf .
|
2019-03-02 18:07:05 -05:00 |
|
Thomas Harte
|
7030abca97
|
Corrects PAL colours for the Vic-20.
|
2019-02-25 19:28:52 -05:00 |
|
Thomas Harte
|
e5addb27ec
|
Corrects log output.
|
2019-02-18 20:49:01 -05:00 |
|
Thomas Harte
|
2ef6d4327c
|
Resolves further build warnings.
|
2019-01-13 20:37:50 -05:00 |
|
Thomas Harte
|
248a8efd2f
|
Corrects declared pixel clock GCD.
|
2019-01-06 16:32:13 -05:00 |
|
Thomas Harte
|
601961deeb
|
Wires through set_display_type .
|
2018-11-29 20:44:21 -08:00 |
|
Thomas Harte
|
64465f97b6
|
Starts towards reintroducing the proper mechanisms for selecting a display type at runtime.
|
2018-11-28 17:53:33 -08:00 |
|
Thomas Harte
|
5618288459
|
Reduces visible area, producing a tighter crop.
|
2018-11-25 22:32:12 -05:00 |
|
Thomas Harte
|
ee89be6730
|
Removes many stray spaces.
|
2018-11-23 22:32:32 -05:00 |
|
Thomas Harte
|
770d7e90e9
|
Removes stale sampling functions.
|
2018-11-22 22:47:29 -05:00 |
|
Thomas Harte
|
b9aca39eb0
|
Reintroduces Vic-20 output.
Resolving errors in shader generation while I'm here.
|
2018-11-22 22:43:42 -05:00 |
|
Thomas Harte
|
c5d9bf2c12
|
Optimises slightly for black borders.
Specifically to help to debug proper display of unused lines in the new scan target.
|
2018-11-17 18:23:42 -05:00 |
|
Thomas Harte
|
15b1176841
|
Ensures no border output if space is not allocated.
|
2018-11-14 22:32:33 -05:00 |
|
Thomas Harte
|
9dff13cbbf
|
Re-establishes output from the machines with 9918s and derivatives.
|
2018-11-14 22:25:19 -05:00 |
|
Thomas Harte
|
6d277fecd5
|
Makes ScanTarget a little more communicative and orthogonal.
|
2018-11-10 19:52:57 -05:00 |
|
Thomas Harte
|
f6562de325
|
Possibly adds enough for the Electron and ZX80 to start outputting dummy lines.
Let's see!
|
2018-11-03 23:40:39 -04:00 |
|
Thomas Harte
|
b40211d2c0
|
Starts to bend 'CRTMachine' to a world farther from owning the GPU relationship.
|
2018-11-03 21:54:25 -04:00 |
|
Thomas Harte
|
da4d883321
|
Adds first, incomplete attempts to talk to a ScanTarget from the CRT.
Does away with the hassle of `unsigned` while I'm here; that was a schoolboy error.
|
2018-11-03 19:58:44 -04:00 |
|
Thomas Harte
|
f65d80b7d1
|
Ensures offset and flags are initialised to 0.
This prevents a potential crash at startup.
|
2018-10-29 22:09:32 -04:00 |
|
Thomas Harte
|
8652d8b23d
|
(Mostly) randomises the 9918 start position.
|
2018-10-26 21:02:56 -04:00 |
|
Thomas Harte
|
e02aa885d8
|
Testing against the ColecoVision suggests this is probably always 7.
|
2018-10-26 20:59:12 -04:00 |
|
Thomas Harte
|
bb09762029
|
Introduces extra delays to VRAM access.
|
2018-10-26 20:19:08 -04:00 |
|
Thomas Harte
|
05a5c7120e
|
Shunts CRAM dots into their proper place.
|
2018-10-26 20:06:51 -04:00 |
|
Thomas Harte
|
521d603902
|
Adds a first attempt at CRAM dot output. With a TODO.
|
2018-10-26 19:26:46 -04:00 |
|
Thomas Harte
|
916710353a
|
Makes it explicit that I want the reference.
|
2018-10-25 23:18:34 -04:00 |
|
Thomas Harte
|
53b00dea3f
|
Adds missing include.
|
2018-10-25 23:12:41 -04:00 |
|
Thomas Harte
|
0587b9f257
|
Edges to within millimetres of CRAM dots.
... but all the way up to bedtime.
|
2018-10-25 23:12:03 -04:00 |
|
Thomas Harte
|
5accd8cf08
|
Fixes broken implementation of 9918 multicolour mode.
|
2018-10-24 22:40:38 -04:00 |
|
Thomas Harte
|
a8645f80bf
|
Introduces 'non-exclusive' emulator-space keyboards.
i.e. sets of keys that don't amount to an entire keyboard in the modern sense. Experimentally used by the Master System for its reset key.
|
2018-10-24 21:59:30 -04:00 |
|
Thomas Harte
|
d61c3a9442
|
Fixes sprite list termination in 224- and 240-line modes.
|
2018-10-24 19:53:46 -04:00 |
|
Thomas Harte
|
2cdeaa2575
|
Moves misplaced bracket.
|
2018-10-23 22:37:19 -04:00 |
|
Thomas Harte
|
286783e880
|
Accepts GCC's suggestion of extra clarity brackets.
|
2018-10-23 22:36:23 -04:00 |
|
Thomas Harte
|
00e7958a97
|
Separates request for an SMS2 VDP from current graphics mode.
Thereby fixes various minor segments of Codemasters games.
|
2018-10-23 22:19:45 -04:00 |
|
Thomas Harte
|
2f995eb622
|
Adjusts vertical timing for display height.
|
2018-10-23 21:20:44 -04:00 |
|
Thomas Harte
|
90fbad0f1c
|
Implements SMS2-style addressing if in a 224 or 240-line mode.
This isn't quite accurate, but it'll do for development.
|
2018-10-23 20:30:08 -04:00 |
|
Thomas Harte
|
2cbd28478d
|
Allows the sprite terminator to be specified.
|
2018-10-23 20:01:47 -04:00 |
|
Thomas Harte
|
7855145ebd
|
Slightly adjusts pixel output time.
i.e. respective to reading; sprite collision times now seem correct.
|
2018-10-22 19:58:33 -04:00 |
|
Thomas Harte
|
883680731a
|
Uses explicit state to determine whether a pixel target has been requested.
|
2018-10-21 21:18:41 -04:00 |
|
Thomas Harte
|
c07f9fed99
|
Corrects test and implementation to pass the exhaustive VDP interrupt prediction test.
|
2018-10-21 18:42:49 -04:00 |
|
Thomas Harte
|
16f08eb654
|
Slightly tweaks Master System timing numbers.
|
2018-10-21 13:58:34 -04:00 |
|
Thomas Harte
|
30b99f0049
|
Fixes a couple of interrupt prediction errors.
|
2018-10-20 18:25:28 -04:00 |
|
Thomas Harte
|
b61de65b43
|
Restores proper phase with the CPU.
|
2018-10-19 23:18:16 -04:00 |
|
Thomas Harte
|
0822c96ce0
|
Implements the proper row counter values for > 192 row modes.
|
2018-10-19 22:37:56 -04:00 |
|