9590 Commits

This Branch

This Branch

All Branches

Author	SHA1	Message	Date
Thomas Harte	bb34aaa0c7	Merge branch 'master' into InST	2022-06-15 08:12:35 -04:00
Thomas Harte	5661c3317a	Merge branch 'master' into InAmiga	2022-06-15 08:12:19 -04:00
Thomas Harte	733ffc0eee	Merge pull request #1047 from TomHarte/OldVsNew ... Introduce randomised old vs new 68000 tests.	2022-06-15 08:11:54 -04:00
Thomas Harte	6cc41d6dda	Restore 1000 test count.	2022-06-14 22:02:53 -04:00
Thomas Harte	d91f8a264e	Flip presumption, reenabling most tests.	2022-06-14 21:57:14 -04:00
Thomas Harte	0ace9634ce	Fix MOVEA.	2022-06-14 21:56:48 -04:00
Thomas Harte	48d51759cd	At huge copy-and-paste cost, fix MOVE.l.	2022-06-14 21:22:28 -04:00
Thomas Harte	bfd0b683bf	Extend MOVE.b fix to cover MOVE.w.	2022-06-14 17:04:11 -04:00
Thomas Harte	61e0f60e94	Add specialised MOVE.b to correct bus sequencing. ... This is a bit of a trial balloon; .w and .l to come.	2022-06-13 21:49:00 -04:00
Thomas Harte	7fa715e37a	Provide more thorough documentation.	2022-06-13 15:27:23 -04:00
Thomas Harte	e066546c13	Resolve PEA timing errors.	2022-06-13 14:08:42 -04:00
Thomas Harte	7dc66128c2	Fix strobe output.	2022-06-13 10:49:47 -04:00
Thomas Harte	e484e4c9d7	Expand test to make sure that correct data strobes are active.	2022-06-13 10:39:06 -04:00
Thomas Harte	4a75691005	Avoid double conditional for CalcEffectiveAddressIdleFor8bitDisplacementAndPreDec.	2022-06-13 10:27:22 -04:00
Thomas Harte	8ada73b283	Use the outer switch for addressing mode dispatch, saving a lot of syntax.	2022-06-13 08:57:49 -04:00
Thomas Harte	f316cbcf94	The old implementation was correct.	2022-06-11 21:15:08 -04:00
Thomas Harte	2a9a05785c	Bus and address error don't affect interrupt level.	2022-06-11 21:10:24 -04:00
Thomas Harte	0a6b2b7d32	Verify newer CMPA.l, RTE, TRAP[V] and CHK.	2022-06-11 11:17:18 -04:00
Thomas Harte	c3345dd839	Fix MOVEM timing.	2022-06-10 21:52:07 -04:00
Thomas Harte	917b7fbf80	Notarise won't fix status of CLR, NEGX, NEG, NOT.	2022-06-10 16:50:38 -04:00
Thomas Harte	97715e7ccc	Expand test set to include those with timing discrepancies.	2022-06-10 16:34:05 -04:00
Thomas Harte	43c0dea1bd	With the difference in RESET times now factored out, test timing too.	2022-06-10 16:12:54 -04:00
Thomas Harte	2e4652209b	Remove entire RESET sequence, move to testing PEA.	2022-06-10 15:57:54 -04:00
Thomas Harte	aec4bf9d45	Correct TAS timing.	2022-06-10 15:57:35 -04:00
Thomas Harte	e2d811a7a0	Notarise digressions that appear to be correct, remove now-working RTE/RTR.	2022-06-09 21:48:15 -04:00
Thomas Harte	f8643a62e6	Change RTE and RTR read order.	2022-06-09 21:47:28 -04:00
Thomas Harte	dd5c903fd6	DIVS also appears sometimes to differ.	2022-06-09 20:19:39 -04:00
Thomas Harte	2e1675066d	Reinstate address error non-testing.	2022-06-09 16:59:06 -04:00
Thomas Harte	be84ce657b	Add an optional testing whitelist.	2022-06-09 16:18:04 -04:00
Thomas Harte	64053d697f	Take improved guess at address error stacking order.	2022-06-09 16:17:09 -04:00
Thomas Harte	a59ad06438	Print out summary of failure.	2022-06-09 13:13:33 -04:00
Thomas Harte	5af03d74ec	Add note to self about first diagnosis.	2022-06-09 12:21:39 -04:00
Thomas Harte	ba2803c807	Include all bus activity after the split.	2022-06-09 11:30:22 -04:00
Thomas Harte	fdcbf617d8	Avoid STOP.	2022-06-09 08:42:31 -04:00
Thomas Harte	cc7a4f7f91	Fix test build.	2022-06-08 21:15:11 -04:00
Thomas Harte	2e42bda0a3	Permit instructions that end in an address error to differ in transactions.	2022-06-08 16:15:33 -04:00
Thomas Harte	da8e6737c6	Fix standard exception stack write order.	2022-06-08 16:15:11 -04:00
Thomas Harte	670201fcc2	Reset time debt upon 'reset'.	2022-06-08 16:03:16 -04:00
Thomas Harte	168dc12e27	Avoid spurious mismatches.	2022-06-08 16:03:02 -04:00
Thomas Harte	fd1955e15b	Attempt to randomise and test register contents.	2022-06-08 15:12:47 -04:00
Thomas Harte	ab35016aae	Clear any time debt upon phoney reset.	2022-06-08 15:12:32 -04:00
Thomas Harte	f4f93f4836	Test a single, whole instruction; record read/write.	2022-06-08 14:53:04 -04:00
Thomas Harte	6efb9b24e0	Ensure that a phoney reset gets the proper vector.	2022-06-08 14:44:15 -04:00
Thomas Harte	dd0a7533ab	Randomise all parts of memory other than the opcode.	2022-06-08 14:43:51 -04:00
Thomas Harte	079c3fd263	Abort address error-causing exceptions before they begin.	2022-06-08 14:43:31 -04:00
Thomas Harte	8cbf929671	Don't duplicate work that the RESET program already does.	2022-06-08 11:42:56 -04:00
Thomas Harte	50130b7004	Minor layout tweak.	2022-06-08 11:42:42 -04:00
Thomas Harte	ab52c5cef2	Pass first all-zeroes test, establishing that processors aren't being fully reset.	2022-06-08 10:56:54 -04:00
Thomas Harte	c7fa93a5bc	Attempt human-legible explanation of differences encountered.	2022-06-08 10:51:05 -04:00
Thomas Harte	400b73b5a2	Allow capture to be limited; retain timestamps.	2022-06-08 09:49:27 -04:00