6502/CLK
1
0
Fork 0
mirror of https://github.com/TomHarte/CLK.git synced 2025-11-01 11:16:16 +00:00
Code Issues Projects Releases Wiki Activity
12,810 Commits 6 Branches 130 Tags
d03220747355c3b5580850463939c7823dd7eb62
Commit Graph

24 Commits

Author SHA1 Message Date
Thomas Harte
d032207473 Made some attempt at 1Mhz CRTC clocking. 2025-09-16 12:46:44 -04:00
Thomas Harte
b33dc2779d Correct RAM visibility. 2025-09-16 12:24:48 -04:00
Thomas Harte
28699a1af5 Correct clock selection bit. 2025-09-16 09:15:08 -04:00
Thomas Harte
ff3fe135a3 Convince myself that this isn't a case of present but invisible content. 2025-09-16 07:36:59 -04:00
Thomas Harte
34330baaa0 Add comment on keyboard. 2025-09-15 23:42:47 -04:00
Thomas Harte
28d8aab7e5 Forward Port A correctly. 2025-09-15 23:36:07 -04:00
Thomas Harte
6a91c89126 Introduce a colour burst. 2025-09-15 23:32:20 -04:00
Thomas Harte
c350f6fe5e Fix interrupting sync. 2025-09-15 23:28:38 -04:00
Thomas Harte
493bf0a666 Proceed to a solid blank display. 2025-09-15 23:27:04 -04:00
Thomas Harte
0305203e61 Wire up vertical sync interrupt. 2025-09-15 23:21:06 -04:00
Thomas Harte
71d7b1dfad Add a ticking-but-diconnected CRTC. 2025-09-15 23:16:42 -04:00
Thomas Harte
39c2db38b7 Improve logged IO detail. 2025-09-15 22:29:22 -04:00
Thomas Harte
f499de3622 Add sideways ROM paging. 2025-09-15 22:26:02 -04:00
Thomas Harte
e8a16a8fce Attempt to incorporate SN76489. 2025-09-15 22:17:40 -04:00
Thomas Harte
81f2952c97 Log just enough to see that this looks like an SN76489 write. 2025-09-15 22:03:37 -04:00
Thomas Harte
dcf9de1a01 Add IO access to the 6522s. 2025-09-15 21:26:36 -04:00
Thomas Harte
95f57f4eeb Add VIA instances, flesh out 1Mhz space. 2025-09-15 21:23:34 -04:00
Thomas Harte
cbaf841f13 Add 1Mhz bus transitions. 2025-09-15 20:00:29 -04:00
Thomas Harte
8c3b3d98f6 Add error output. 2025-09-15 17:53:41 -04:00
Thomas Harte
b6d5af81b5 Attempt to flesh out the 6502 space. 2025-09-15 17:44:07 -04:00
Thomas Harte
0358853d5a Permit 6502 to spin forever, doing nothing. 2025-09-15 17:14:17 -04:00
Thomas Harte
ccace48d5a Declare clock rate, at least. 2025-09-15 14:54:10 -04:00
Thomas Harte
193203bbf7 Wire up enough Mac GUI to get to an empty husk. 2025-09-15 14:53:19 -04:00
Thomas Harte
6713baf86b Add BBC Micro class 2025-09-14 21:57:09 -04:00