1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-09-19 13:02:15 +00:00
Commit Graph

3 Commits

Author SHA1 Message Date
Thomas Harte
56b62a5e49 Adds a dummy interrupt control register. 2021-07-22 16:09:32 -04:00
Thomas Harte
a030d9935e Adds port input. 2021-07-18 20:25:04 -04:00
Thomas Harte
67d53601d5 Latch and return data direction.
Albeit with no port-handling effect yet.
2021-07-18 12:23:47 -04:00