1
0
mirror of https://github.com/TomHarte/CLK.git synced 2025-07-23 16:24:17 +00:00

Commit Graph

  • 7c010bd1ef Relocate validation logic, such as it is. x86Tests Thomas Harte 2025-07-22 22:42:01 -04:00
  • 1bf898405f Generalise 'Registers'. Thomas Harte 2025-07-21 21:17:54 -04:00
  • c490166b35 Fully apply line length limit. Thomas Harte 2025-07-21 17:09:07 -04:00
  • e6862364ed Correct syntax to the point of failing only concepts. Thomas Harte 2025-07-21 17:06:17 -04:00
  • cf20c84edd Merge pull request #1523 from TomHarte/MacintoshIMGStyle master Thomas Harte 2025-07-19 21:56:50 -04:00
  • 88e776ad5b Use <algorithm>, and otherwise reduce. Thomas Harte 2025-07-19 21:37:03 -04:00
  • e79a60f5cd Merge pull request #1522 from TomHarte/MacintoshIMGStyle Thomas Harte 2025-07-16 22:47:46 -04:00
  • fd4a91ba72 Make minor style improvements. Thomas Harte 2025-07-16 22:31:41 -04:00
  • 5705ece2a3 Merge pull request #1521 from atsampson/includes Thomas Harte 2025-07-10 21:20:28 -04:00
  • c723f20f39 Merge pull request #1520 from TomHarte/ElectronTiming Thomas Harte 2025-07-10 19:06:06 -04:00
  • 0f7447d539 Add some missing <cstdint> includes. Adam Sampson 2025-07-10 23:57:54 +01:00
  • 1a08944854 std::tuple is defined in utility, not tuple. Thomas Harte 2025-07-09 09:26:16 -04:00
  • 7b0b06f6df Adhere to line length limit. Thomas Harte 2025-07-09 13:27:53 +08:00
  • d2ad227a24 Relocate CPU activity to start of each 1Mhz slot. Thomas Harte 2025-07-09 13:18:54 +08:00
  • 71d7982d14 Tweak ownership of lookahead logic. Thomas Harte 2025-07-09 12:55:53 +08:00
  • a94dcc12ef Reformat, consider CPU slot repositioning. Thomas Harte 2025-07-09 10:41:03 +08:00
  • b7bfcfa1e3 Add note to future self. Thomas Harte 2025-07-07 17:41:11 +08:00
  • 416ae0ca04 Separate location tests from loop. Thomas Harte 2025-07-07 17:37:31 +08:00
  • 8d66cd4874 Merge pull request #1519 from TomHarte/ElectronTiming Thomas Harte 2025-06-25 16:47:15 +07:00
  • a701ba8030 Switch to requires. Thomas Harte 2025-06-25 16:28:26 +07:00
  • 0160908522 Further deduplicate palette actions. Thomas Harte 2025-06-25 16:23:25 +07:00
  • cdd0d6d127 Add consts. Thomas Harte 2025-06-23 14:40:48 +07:00
  • 65ee745d6e Avoid repetition of palette data. Thomas Harte 2025-06-23 14:35:31 +07:00
  • 4141dfc353 Merge pull request #1518 from TomHarte/ElectronColoursEtc Thomas Harte 2025-06-22 05:18:29 -04:00
  • fb6cd105c3 Overtly name type. Thomas Harte 2025-06-22 16:03:50 +07:00
  • 6ff9168146 Correct G/B 1bpp mismapping. Thomas Harte 2025-06-22 15:58:16 +07:00
  • 7b5e08aab6 Slightly improve palette semantics. Thomas Harte 2025-06-22 15:25:20 +07:00
  • d8be6960bb Unify descriptor type labelling. FarCall Thomas Harte 2025-06-09 22:30:07 -04:00
  • c7dd4526c1 Merge pull request #1516 from TomHarte/JFDFiles Thomas Harte 2025-06-01 22:48:00 -04:00
  • 066036ccdd Add to CMake. Thomas Harte 2025-05-31 21:28:02 -04:00
  • 7c164453a5 Correct overrun test. Thomas Harte 2025-05-30 22:33:27 -04:00
  • 8b31cfeafb Correct offset into track table. Thomas Harte 2025-05-30 21:47:16 -04:00
  • 2ddaf0afa3 Attempt preliminary track building. Thomas Harte 2025-05-30 21:25:07 -04:00
  • a8a97b4606 Get as far as printing sector stats. Thomas Harte 2025-05-29 22:37:10 -04:00
  • a55b63a210 Add skeleton for JFD support. Thomas Harte 2025-05-29 09:27:13 -04:00
  • 2e4f7cd667 Merge pull request #1511 from TomHarte/PrivilegeLevels Thomas Harte 2025-05-28 22:39:05 -04:00
  • bf257a8d9e Adjust ownership for segment load detection. Thomas Harte 2025-05-28 22:08:43 -04:00
  • c4e66f7a35 Merge branch 'master' into PrivilegeLevels Thomas Harte 2025-05-28 21:05:36 -04:00
  • efff433aa0 Merge pull request #1515 from TomHarte/BitwiseAF Thomas Harte 2025-05-27 11:37:03 -04:00
  • ee60e36a16 x86: clear auxiliary carry on AND, OR, XOR and TEST. Thomas Harte 2025-05-27 11:23:17 -04:00
  • 841fc3cfaf Accept version-number increase. Thomas Harte 2025-05-26 22:49:35 -04:00
  • 2a44caea6c Merge pull request #1514 from TomHarte/ElectronChangeObsevrer Thomas Harte 2025-05-26 22:45:45 -04:00
  • 0f661928ae Add Electron to MediaChangeObserver gang. Thomas Harte 2025-05-26 22:35:08 -04:00
  • 0961e5cc2e Add TSS deserialiser. Thomas Harte 2025-05-20 21:56:58 -04:00
  • df621a8205 Add real and protected callbacks. Thomas Harte 2025-05-18 23:35:49 -04:00
  • bfa416ca99 Fix #include. Thomas Harte 2025-05-18 22:30:20 -04:00
  • 8041b87317 Introduce segment preauthorisation. Thomas Harte 2025-05-18 22:11:23 -04:00
  • b3000f6350 Made mode knowable; factor out main part of far jump. Thomas Harte 2025-05-17 23:08:07 -04:00
  • 947baab269 Add TODO. Thomas Harte 2025-05-14 22:12:59 -04:00
  • a41ea90ca7 Implement CLTS. Thomas Harte 2025-05-14 21:08:26 -04:00
  • 8b3f0d8fd6 Implement ARPL. Thomas Harte 2025-05-14 21:01:48 -04:00
  • bd9740a9a4 Add additional informative static asserts. Thomas Harte 2025-05-13 22:54:05 -04:00
  • 3f735e44f1 Merge pull request #1510 from TomHarte/LLDT Thomas Harte 2025-05-13 22:41:53 -04:00
  • 9e5235fd30 Descriptor tables are always at most 64kb. Thomas Harte 2025-05-13 14:07:28 -04:00
  • 159f3cb780 Add SLDT. Thomas Harte 2025-05-12 23:17:34 -04:00
  • 61469f8e09 Reindent to avoid many false warnings. Thomas Harte 2025-05-12 21:36:49 -04:00
  • 71343b5131 Add additional possible exception causes. Thomas Harte 2025-05-12 21:34:59 -04:00
  • 82caee6d7d Add potential LLDT exceptions. Thomas Harte 2025-05-12 17:31:56 -04:00
  • 275e75980c Take initial swing at LLDT. Thomas Harte 2025-05-12 17:22:11 -04:00
  • 2572da872a Improve consts, use concepts, reduce indentation. Thomas Harte 2025-05-12 09:13:27 -04:00
  • 6934618589 Add note to self. Thomas Harte 2025-05-11 22:53:28 -04:00
  • 01fd07c372 Merge pull request #1509 from TomHarte/GPFs Thomas Harte 2025-05-11 22:34:09 -04:00
  • 02f9cf0318 Add basic partial GPF testing. Thomas Harte 2025-05-11 22:24:21 -04:00
  • 6bc586025a Attempt per-access part of GPF test. Thomas Harte 2025-05-11 22:05:33 -04:00
  • 0d34960d60 Properly place ownership of linear authorisation. Thomas Harte 2025-05-11 21:36:36 -04:00
  • 99b94a31ea Give descriptors knowledge of their indices. Thomas Harte 2025-05-11 21:32:00 -04:00
  • b0d4bcd26c Route all authorisation messages to a common receiver. Thomas Harte 2025-05-11 21:08:02 -04:00
  • 248ea52e06 Merge pull request #1508 from TomHarte/ExceptionBackfill Thomas Harte 2025-05-11 20:40:32 -04:00
  • 9b51fe3db4 Take a shot at IDT dispatch. Thomas Harte 2025-05-10 21:34:43 -04:00
  • 5f95696815 Remove done TODO. Thomas Harte 2025-05-05 22:56:24 -04:00
  • 8c9df5556d Generalise support for multiple speeds. Thomas Harte 2025-05-05 22:55:23 -04:00
  • 32495f47b3 Bifurcate descriptor types. Thomas Harte 2025-05-05 17:26:39 -04:00
  • 23bc561524 Add note to self. Thomas Harte 2025-05-04 22:21:37 -04:00
  • fa2cc0f62e Proceed as far as believing I probably need a gate descriptor type. Thomas Harte 2025-05-04 22:11:53 -04:00
  • a686a167cc Factor out 'read descriptor'. Thomas Harte 2025-05-04 21:03:17 -04:00
  • 8a2468a4fb Apply IDT reset condition, factor in to real-mode interrupts. Thomas Harte 2025-05-04 16:57:14 -04:00
  • 4cc21a2c20 Include descriptor table and MSW requirements. Thomas Harte 2025-05-03 23:01:31 -04:00
  • 5350e41da1 Switch to mildly-more-modern template form. Thomas Harte 2025-05-02 13:50:06 -04:00
  • e07e6b6954 Merge pull request #1507 from TomHarte/Morex86Exceptions Thomas Harte 2025-05-02 10:42:11 -04:00
  • 0a60e38d82 Abandon Interrupt naming. Thomas Harte 2025-05-02 10:23:20 -04:00
  • f53b40e127 Focus on an Exception as the interrupt token. Thomas Harte 2025-05-01 22:36:58 -04:00
  • 4df51a00ed Try to be a bit more rigorous in exception generation syntax. Thomas Harte 2025-05-01 17:17:29 -04:00
  • 3981c4d101 Merge pull request #1506 from TomHarte/x86Concepts Thomas Harte 2025-04-30 22:07:50 -04:00
  • fc3e8f7cef Add memory subsystem requirements. Thomas Harte 2025-04-30 21:30:36 -04:00
  • f4d67ec5e6 Eliminate bad #include. Thomas Harte 2025-04-29 22:32:29 -04:00
  • 59aafa6c1e Add linear memory concept. Thomas Harte 2025-04-29 22:28:23 -04:00
  • 75da46dac5 Add CPU control concept. Thomas Harte 2025-04-29 22:24:06 -04:00
  • 1f1d380e26 Fill in flow-controller requirements. Thomas Harte 2025-04-29 22:09:59 -04:00
  • 35b3e425be Spell out registers requirements. Thomas Harte 2025-04-29 22:06:59 -04:00
  • b4535c489d Wrangle test for segments interface. Thomas Harte 2025-04-29 21:55:17 -04:00
  • f6bb502e87 Start bashing out an attempt at is_context. Thomas Harte 2025-04-27 23:40:40 -04:00
  • 6cf825d3d8 Lock down Intruction type. Thomas Harte 2025-04-27 21:43:46 -04:00
  • f766841fad Add usage-hint concepts. Thomas Harte 2025-04-27 14:51:34 -04:00
  • 10e4e7f6c6 Limit integer types. Thomas Harte 2025-04-27 14:47:56 -04:00
  • 1277e56435 Limit integers that can be the subject of accessors. Thomas Harte 2025-04-27 14:44:07 -04:00
  • 4089532f81 Merge pull request #1505 from TomHarte/OtherC++20Improvements Thomas Harte 2025-04-25 23:54:31 -04:00
  • 9790b4d2e9 Throw in some consts. Thomas Harte 2025-04-25 23:17:00 -04:00
  • ad37c0d2ac Use std::rotr. Thomas Harte 2025-04-25 23:10:09 -04:00
  • b7a1fd4f8f Autodetect whether shift count could be a register. Thomas Harte 2025-04-25 23:01:04 -04:00
  • be5362e393 Eliminate builtin. Thomas Harte 2025-04-25 23:00:36 -04:00