mirror of
https://github.com/TomHarte/CLK.git
synced 2024-11-05 06:05:27 +00:00
962275c22a
It doesn't have one in real life, and now can live off the time counting that occurs on the SCSI bus.
76 lines
1.6 KiB
C++
76 lines
1.6 KiB
C++
//
|
|
// ncr5380.hpp
|
|
// Clock Signal
|
|
//
|
|
// Created by Thomas Harte on 10/08/2019.
|
|
// Copyright © 2019 Thomas Harte. All rights reserved.
|
|
//
|
|
|
|
#ifndef ncr5380_hpp
|
|
#define ncr5380_hpp
|
|
|
|
#include <cstdint>
|
|
|
|
#include "../../Storage/MassStorage/SCSI/SCSI.hpp"
|
|
|
|
|
|
namespace NCR {
|
|
namespace NCR5380 {
|
|
|
|
/*!
|
|
Models the NCR 5380, a SCSI interface chip.
|
|
*/
|
|
class NCR5380 final: public SCSI::Bus::Observer {
|
|
public:
|
|
NCR5380(SCSI::Bus &bus, int clock_rate);
|
|
|
|
/*! Writes @c value to @c address. */
|
|
void write(int address, uint8_t value, bool dma_acknowledge = false);
|
|
|
|
/*! Reads from @c address. */
|
|
uint8_t read(int address, bool dma_acknowledge = false);
|
|
|
|
private:
|
|
SCSI::Bus &bus_;
|
|
|
|
const int clock_rate_;
|
|
size_t device_id_;
|
|
|
|
SCSI::BusState bus_output_ = SCSI::DefaultBusState;
|
|
SCSI::BusState expected_phase_ = SCSI::DefaultBusState;
|
|
uint8_t mode_ = 0xff;
|
|
uint8_t initiator_command_ = 0xff;
|
|
uint8_t data_bus_ = 0xff;
|
|
uint8_t target_command_ = 0xff;
|
|
bool test_mode_ = false;
|
|
bool assert_data_bus_ = false;
|
|
bool dma_request_ = false;
|
|
bool dma_acknowledge_ = false;
|
|
|
|
enum class ExecutionState {
|
|
None,
|
|
WaitingForBusy,
|
|
WatchingBusy,
|
|
PerformingDMA,
|
|
} state_ = ExecutionState::None;
|
|
enum class DMAOperation {
|
|
Ready,
|
|
Send,
|
|
TargetReceive,
|
|
InitiatorReceive
|
|
} dma_operation_ = DMAOperation::Ready;
|
|
bool lost_arbitration_ = false, arbitration_in_progress_ = false;
|
|
|
|
void set_execution_state(ExecutionState state);
|
|
|
|
SCSI::BusState target_output();
|
|
void update_control_output();
|
|
|
|
void scsi_bus_did_change(SCSI::Bus *, SCSI::BusState new_state, double time_since_change) final;
|
|
};
|
|
|
|
}
|
|
}
|
|
|
|
#endif /* ncr5380_hpp */
|