1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-10-07 06:57:15 +00:00
CLK/Components
2017-01-11 22:03:01 -05:00
..
1770
6522
6532
6560
AY38910 It seems likely that an AY divides its clock by 8, not 16. I had conflated wave frequency and counter clock. 2017-01-11 22:03:01 -05:00