mirror of
https://github.com/TomHarte/CLK.git
synced 2024-07-08 15:29:09 +00:00
244 lines
8.3 KiB
C++
244 lines
8.3 KiB
C++
//
|
|
// Chipset.cpp
|
|
// Clock Signal
|
|
//
|
|
// Created by Thomas Harte on 22/07/2021.
|
|
// Copyright © 2021 Thomas Harte. All rights reserved.
|
|
//
|
|
|
|
#include "Chipset.hpp"
|
|
|
|
//#define NDEBUG
|
|
#define LOG_PREFIX "[Amiga chipset] "
|
|
#include "../../Outputs/Log.hpp"
|
|
|
|
#include <cassert>
|
|
|
|
using namespace Amiga;
|
|
|
|
Chipset::Chipset(uint16_t *ram, size_t size) :
|
|
blitter_(ram, size) {
|
|
}
|
|
|
|
void Chipset::run_for(HalfCycles length) {
|
|
// Update raster position.
|
|
// TODO: actual graphics, why not?
|
|
|
|
x_ += length.as<int>();
|
|
y_ = (y_ + x_ / (227 + (y_&1))) % 262;
|
|
x_ %= 227;
|
|
}
|
|
|
|
void Chipset::perform(const CPU::MC68000::Microcycle &cycle) {
|
|
using Microcycle = CPU::MC68000::Microcycle;
|
|
|
|
#define RW(address) (address & 0xffe) | ((cycle.operation & Microcycle::Read) << 12)
|
|
#define Read(address) address | (Microcycle::Read << 12)
|
|
#define Write(address) address
|
|
|
|
#define ApplySetClear(target) { \
|
|
const uint16_t value = cycle.value16(); \
|
|
if(value & 0x8000) { \
|
|
target |= (value & 0x7fff); \
|
|
} else { \
|
|
target &= ~(value & 0x7fff); \
|
|
} \
|
|
}
|
|
|
|
switch(RW(*cycle.address)) {
|
|
default:
|
|
LOG("Unimplemented chipset " << (cycle.operation & Microcycle::Read ? "read" : "write") << " " << PADHEX(6) << *cycle.address);
|
|
assert(false);
|
|
break;
|
|
|
|
// Position polling.
|
|
case Read(0x004): {
|
|
const uint16_t position = uint16_t(y_ >> 8);
|
|
LOG("Read vertical position high " << PADHEX(4) << position);
|
|
cycle.set_value16(position);
|
|
} break;
|
|
case Read(0x006): {
|
|
const uint16_t position = uint16_t((x_ << 8) | (y_ & 0xff));
|
|
LOG("Read vertical position low " << PADHEX(4) << position);
|
|
cycle.set_value16(position);
|
|
} break;
|
|
|
|
// Disk DMA.
|
|
case Write(0x020): case Write(0x022): case Write(0x024):
|
|
case Write(0x026):
|
|
LOG("TODO: disk DMA; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
|
|
break;
|
|
|
|
// Refresh.
|
|
case Write(0x028):
|
|
LOG("TODO (maybe): refresh; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
|
|
break;
|
|
|
|
// Serial port.
|
|
case Write(0x030):
|
|
LOG("TODO: serial data: " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
case Write(0x032):
|
|
LOG("TODO: serial control: " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
|
|
// DMA management.
|
|
case Read(0x002):
|
|
LOG("DMA control and status read");
|
|
cycle.set_value16(dma_control_ | blitter_.get_status());
|
|
break;
|
|
case Write(0x096):
|
|
ApplySetClear(dma_control_);
|
|
LOG("DMA control modified by " << PADHEX(4) << cycle.value16() << "; is now " << std::bitset<16>{dma_control_});
|
|
break;
|
|
|
|
// Interrupts.
|
|
case Write(0x09a):
|
|
ApplySetClear(interrupt_enable_);
|
|
update_interrupts();
|
|
LOG("Interrupt enable mask modified by " << PADHEX(4) << cycle.value16() << "; is now " << std::bitset<16>{interrupt_enable_});
|
|
break;
|
|
case Write(0x09c):
|
|
ApplySetClear(interrupt_requests_);
|
|
update_interrupts();
|
|
LOG("Interrupt request modified by " << PADHEX(4) << cycle.value16() << "; is now " << std::bitset<16>{interrupt_requests_});
|
|
break;
|
|
|
|
// Bitplanes.
|
|
case Write(0x100):
|
|
case Write(0x102):
|
|
case Write(0x104):
|
|
case Write(0x106):
|
|
LOG("TODO: Bitplane control; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
|
|
break;
|
|
|
|
case Write(0x108):
|
|
case Write(0x10a):
|
|
LOG("TODO: Bitplane modulo; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
|
|
break;
|
|
|
|
case Write(0x110):
|
|
case Write(0x112):
|
|
case Write(0x114):
|
|
case Write(0x116):
|
|
case Write(0x118):
|
|
case Write(0x11a):
|
|
LOG("TODO: Bitplane data; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
|
|
break;
|
|
|
|
case Read(0x110): case Read(0x112): case Read(0x114): case Read(0x116):
|
|
case Read(0x118): case Read(0x11a):
|
|
cycle.set_value16(0xffff);
|
|
break;
|
|
|
|
// Blitter.
|
|
case Write(0x040): blitter_.set_control(0, cycle.value16()); break;
|
|
case Write(0x042): blitter_.set_control(1, cycle.value16()); break;
|
|
case Write(0x044): blitter_.set_first_word_mask(cycle.value16()); break;
|
|
case Write(0x046): blitter_.set_last_word_mask(cycle.value16()); break;
|
|
|
|
case Write(0x048): blitter_.set_pointer(2, 16, cycle.value16()); break;
|
|
case Write(0x04a): blitter_.set_pointer(2, 0, cycle.value16()); break;
|
|
case Write(0x04c): blitter_.set_pointer(1, 16, cycle.value16()); break;
|
|
case Write(0x04e): blitter_.set_pointer(1, 0, cycle.value16()); break;
|
|
case Write(0x050): blitter_.set_pointer(0, 16, cycle.value16()); break;
|
|
case Write(0x052): blitter_.set_pointer(0, 0, cycle.value16()); break;
|
|
case Write(0x054): blitter_.set_pointer(3, 16, cycle.value16()); break;
|
|
case Write(0x056): blitter_.set_pointer(3, 0, cycle.value16()); break;
|
|
|
|
case Write(0x058): blitter_.set_size(cycle.value16()); break;
|
|
case Write(0x05a): blitter_.set_minterms(cycle.value16()); break;
|
|
case Write(0x05c): blitter_.set_vertical_size(cycle.value16()); break;
|
|
case Write(0x05e): blitter_.set_horizontal_size(cycle.value16()); break;
|
|
|
|
case Write(0x060): blitter_.set_modulo(2, cycle.value16()); break;
|
|
case Write(0x062): blitter_.set_modulo(1, cycle.value16()); break;
|
|
case Write(0x064): blitter_.set_modulo(0, cycle.value16()); break;
|
|
case Write(0x066): blitter_.set_modulo(3, cycle.value16()); break;
|
|
|
|
case Write(0x070): blitter_.set_data(2, cycle.value16()); break;
|
|
case Write(0x072): blitter_.set_data(1, cycle.value16()); break;
|
|
case Write(0x074): blitter_.set_data(0, cycle.value16()); break;
|
|
|
|
// Copper.
|
|
case Write(0x02e):
|
|
LOG("TODO: coprocessor control " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
case Write(0x080):
|
|
LOG("TODO: coprocessor first location register high " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
case Write(0x082):
|
|
LOG("TODO: coprocessor first location register low " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
case Write(0x084):
|
|
LOG("TODO: coprocessor second location register high " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
case Write(0x086):
|
|
LOG("TODO: coprocessor second location register low " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
case Write(0x088): case Read(0x088):
|
|
LOG("TODO: coprocessor restart at first location");
|
|
break;
|
|
case Write(0x08a): case Read(0x08a):
|
|
LOG("TODO: coprocessor restart at second location");
|
|
break;
|
|
case Write(0x08c):
|
|
LOG("TODO: coprocessor instruction fetch identity " << PADHEX(4) << cycle.value16());
|
|
break;
|
|
|
|
// Sprites.
|
|
#define Sprite(index, pointer, position) \
|
|
case Write(pointer + 0): sprites_[index].set_pointer(16, cycle.value16()); break; \
|
|
case Write(pointer + 2): sprites_[index].set_pointer(0, cycle.value16()); break; \
|
|
case Write(position + 0): sprites_[index].set_start_position(cycle.value16()); break; \
|
|
case Write(position + 2): sprites_[index].set_stop_and_control(cycle.value16()); break; \
|
|
case Write(position + 4): sprites_[index].set_image_data(0, cycle.value16()); break; \
|
|
case Write(position + 6): sprites_[index].set_image_data(1, cycle.value16()); break;
|
|
|
|
Sprite(0, 0x120, 0x140);
|
|
Sprite(1, 0x124, 0x148);
|
|
Sprite(2, 0x128, 0x150);
|
|
Sprite(3, 0x12c, 0x158);
|
|
Sprite(4, 0x130, 0x160);
|
|
Sprite(5, 0x134, 0x168);
|
|
Sprite(6, 0x138, 0x170);
|
|
Sprite(7, 0x13c, 0x178);
|
|
|
|
#undef Sprite
|
|
|
|
// Colour palette.
|
|
case Write(0x180): case Write(0x182): case Write(0x184): case Write(0x186):
|
|
case Write(0x188): case Write(0x18a): case Write(0x18c): case Write(0x18e):
|
|
case Write(0x190): case Write(0x192): case Write(0x194): case Write(0x196):
|
|
case Write(0x198): case Write(0x19a): case Write(0x19c): case Write(0x19e):
|
|
case Write(0x1a0): case Write(0x1a2): case Write(0x1a4): case Write(0x1a6):
|
|
case Write(0x1a8): case Write(0x1aa): case Write(0x1ac): case Write(0x1ae):
|
|
case Write(0x1b0): case Write(0x1b2): case Write(0x1b4): case Write(0x1b6):
|
|
case Write(0x1b8): case Write(0x1ba): case Write(0x1bc): case Write(0x1be):
|
|
LOG("TODO: colour palette; " << PADHEX(4) << cycle.value16() << " to " << *cycle.address);
|
|
break;
|
|
}
|
|
|
|
#undef ApplySetClear
|
|
|
|
#undef Write
|
|
#undef Read
|
|
#undef RW
|
|
}
|
|
|
|
void Chipset::Sprite::set_pointer(int shift, uint16_t value) {
|
|
LOG("Sprite pointer with shift " << shift << " to " << PADHEX(4) << value);
|
|
}
|
|
|
|
void Chipset::Sprite::set_start_position(uint16_t value) {
|
|
LOG("Sprite start position " << PADHEX(4) << value);
|
|
}
|
|
|
|
void Chipset::Sprite::set_stop_and_control(uint16_t value) {
|
|
LOG("Sprite stop and control " << PADHEX(4) << value);
|
|
}
|
|
|
|
void Chipset::Sprite::set_image_data(int slot, uint16_t value) {
|
|
LOG("Sprite image data " << slot << " to " << PADHEX(4) << value);
|
|
}
|