1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-10-18 08:24:17 +00:00
CLK/Machines/ZX8081
2017-06-21 21:44:42 -04:00
..
Video.cpp Discovered my timing error: the I/R <-> A loads should take an extra cycle. This means the ZX80 now finally takes the correct 207 cycles per line. Fixed the video output wave to be clocked at the appropriate rate. 2017-06-12 18:55:04 -04:00
Video.hpp Added comments. 2017-06-06 18:01:33 -04:00
ZX8081.cpp Removed some minor duplicity and ensured that hsync/NMI ends on the nominated cycle, not one afterwards. 2017-06-21 21:44:42 -04:00
ZX8081.hpp Restored proper video output. 2017-06-21 21:18:09 -04:00