This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2025-02-07 20:30:52 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
CLK
/
Components
/
OPL2
/
Implementation
History
Thomas Harte
c7ad6b1b50
Minor layout and commenting improvements.
2020-04-21 23:35:48 -04:00
..
Channel.cpp
Preserves fractional part of modulator phase.
2020-04-20 23:35:37 -04:00
Channel.hpp
Moves complete phase -> output calculation inside Operator.
2020-04-19 13:27:24 -04:00
Operator.cpp
Minor layout and commenting improvements.
2020-04-21 23:35:48 -04:00
Operator.hpp
Calculates the proper key scale rate, though ADSR itself is still lacking that precision.
2020-04-21 22:57:56 -04:00
Tables.hpp
Preserves fractional part of modulator phase.
2020-04-20 23:35:37 -04:00