Thomas Harte dd0f17130a Found and fixed some timing errors in absolute indexed and in (indirect), y addressing modes: neither is able in write or read-modify-write modes to shave a cycle as then can when reading.

2015-08-13 02:58:39 +01:00

..

Clock Signal

Removed redundant code.

2015-08-10 16:42:25 +01:00

Clock Signal.xcodeproj

Removed the implicit reset upon 6502 startup, adding a reset line. Hence all tests now pass again. Added an empty shell for timing tests, the all-RAM 6502 now counting bus cycles.

2015-08-13 00:51:06 +01:00

Clock SignalTests

Found and fixed some timing errors in absolute indexed and in (indirect), y addressing modes: neither is able in write or read-modify-write modes to shave a cycle as then can when reading.

2015-08-13 02:58:39 +01:00

Clock SignalUITests

Converted remaining spaces to real tabs.

2015-07-30 20:51:32 -04:00