This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
CLK
Watch
1
Star
0
Fork
0
You've already forked CLK
mirror of
https://github.com/TomHarte/CLK.git
synced
2025-01-29 04:33:04 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
CLK
/
OSBindings
/
Mac
/
Clock SignalTests
History
Thomas Harte
e061e849d4
Had a second bash at the PLL. Probably I should read some of the literature.
2016-07-27 16:24:24 -04:00
..
Bridges
Added test of perfect DPLL input timing.
2016-07-12 21:42:23 -04:00
Wolfgang Lorenz 6502 test suite
…
6502_functional_test.bin
…
6502InterruptTests.swift
…
6502TimingTests.swift
…
6522Tests.swift
…
6532Tests.swift
…
AllSuiteA.bin
…
AllSuiteATests.swift
…
C1540Tests.swift
Was transmitting bit levels backwards (probably?); 1540 now acknowledges byte received.
2016-07-09 18:06:49 -04:00
DPLLTests.swift
Had a second bash at the PLL. Probably I should read some of the literature.
2016-07-27 16:24:24 -04:00
Info.plist
…
KlausDormannTests.swift
…
WolfgangLorenzTests.swift
…