1
0
mirror of https://github.com/TomHarte/CLK.git synced 2024-09-16 08:56:51 +00:00
CLK/OSBindings/Mac/Clock SignalTests
2017-06-21 20:38:08 -04:00
..
AllSuiteA
Atari ROMs
BCDTest
Bridges Renamed MachineCycle to PartialMachineCycle given that it mostly no longer intends to describe an entire machine cycle. 2017-06-21 20:38:08 -04:00
FUSE After hitting my head against the wall of trying to use [NS]Scanner as a parser some more, have given up and transcoded the two tests files to JSON. 2017-05-25 18:20:13 -04:00
Klaus Dormann
Wolfgang Lorenz 6502 test suite
Zexall
6502InterruptTests.swift
6502TimingTests.swift
6522Tests.swift
6532Tests.swift
AllSuiteATests.swift
ArrayBuilderTests.mm
AtariStaticAnalyserTests.mm
BCDTest.swift
C1540Tests.swift
CRCTests.mm
DPLLTests.swift
FUSETests.swift Disabled attempts at bus activity matching within the FUSE tests, at least until I settle on exactly what I intend to do. 2017-06-17 18:19:25 -04:00
Info.plist
KlausDormannTests.swift
PCMPatchedTrackTests.mm
PCMSegmentEventSourceTests.mm
PCMTrackTests.mm
TIATests.mm
TimeTests.mm
WolfgangLorenzTests.swift Eliminates the 6502's specialised jam handler in favour of the generic trap handler, and simplifies the lookup costs of that as it's otherwise doubling execution costs. 2017-06-03 21:54:42 -04:00
Z80InterruptTests.swift Sought to ensure that Mode 1 interrupts aren't happening early. Which they seem not to be. 2017-06-11 13:30:08 -04:00
Z80MachineCycleTests.swift Fixed LD H, (HL) and LD L, (HL) by ensuring that whatever the subclass does goes to a temporary place before updating the address. Corrected the LD (IX+d), n machine cycle test for my new best-guess timing. This should leave only interrupt timing as currently amiss. 2017-06-20 22:25:00 -04:00
ZexallTests.swift Reinstated manual-by-stealth secondary usage of the Zexall test as a benchmarking tool. 2017-06-04 15:46:35 -04:00