6502/COMMON
1
0
Fork 0
mirror of https://github.com/Russell-S-Harper/COMMON.git synced 2024-06-01 13:41:32 +00:00
Code Issues Projects Releases Wiki Activity
146 Commits 3 Branches 0 Tags 199 KiB
common---larger-stack-size
Commit Graph

31 Commits

Author SHA1 Message Date
Russell-S-Harper
fe780a8328 Revising comments 2021-02-26 07:15:23 -05:00
Russell-S-Harper
5b78dcbd82 Bounds checking for LDI/SVI. 2019-05-02 17:04:37 -04:00
Russell-S-Harper
aa37831b23 Adding handling for different section types. 2019-04-29 21:32:06 -04:00
Russell-S-Harper
9a8cb12c8e Revising comments. 2019-04-26 20:38:14 -04:00
Russell-S-Harper
99fc2c9feb Added CODE and DATA type headers, and using offsets for LDI and SVI. Not bothering with multitasking and context switching for now. 2019-04-26 20:37:50 -04:00
Russell-S-Harper
8576353b73 Adding definition for memory map and status flags. 2019-03-31 18:36:58 -04:00
Russell-S-Harper
48686fe17c Revising process information definitions. 2019-03-30 09:31:51 -04:00
Russell-S-Harper
6f9818441f Added process information definitions. 2019-03-29 22:22:15 -04:00
Russell-S-Harper
9045e06439 Adding I9 for context switching. 2018-10-30 03:38:42 -04:00
Russell-S-Harper
c3b51fe912 Cleaning up definitions, and preparing for multitasking. 2018-10-04 21:03:55 -04:00
Russell-S-Harper
65267903c1 Added comment regarding context switching. 2018-09-19 22:24:23 -04:00
Russell-S-Harper
7ac0d7e04a Adding CMR instruction. 2018-09-14 06:24:35 -04:00
Russell-S-Harper
00302885d0 Adding all branch instructions (except BRS). 2018-09-11 20:40:28 -04:00
Russell-S-Harper
495eb811c8 Removing NEG and INV, and adding LDD and SVD. Also cleaned up INR and DCR. 2018-09-08 06:41:37 -04:00
Russell-S-Harper
794550eee5 Replacing DEC and HEX with NEG and INV. 2018-09-01 10:40:57 -04:00
Russell-S-Harper
800c51a6e1 Adding LDI and SVI instructions. 2018-08-30 16:37:37 -04:00
Russell-S-Harper
8f0a6ed542 Revised MOD to prevent overflow. 2018-08-24 23:40:47 -04:00
Russell-S-Harper
8bbb5016cd Was using up too many S registers, so moved internal functions to use new registers I0 - I7, added IEEE rounding to MUL and DIV, refactored to reduce size, and trimmed trailing spaces. 2018-08-21 09:14:16 -04:00
Russell-S-Harper
4c38ba57de Setting result to largest value for true overflow. 2018-08-17 22:57:44 -04:00
Russell-S-Harper
6aad24a207 Adding DIV instruction. 2018-08-15 07:38:49 -04:00
Russell-S-Harper
ae0e509335 Adding MUL instruction. 2018-08-14 10:19:39 -04:00
Russell-S-Harper
3f7ed92537 Added ADD and SUB instructions. Also uncovered an issue with how negative numbers were represented. 2018-08-13 21:01:18 -04:00
Russell-S-Harper
d47c2615ab Rounding of _SET_V result. 2018-08-13 08:49:48 -04:00
Russell-S-Harper
45b2efb2ca Adding TST instruction. 2018-08-07 21:36:06 -04:00
Russell-S-Harper
bb3b6cd683 Assigning PSH before POP. 2018-08-07 20:19:52 -04:00
Russell-S-Harper
fe7bfb12e6 Adding protection for PSH and POP. 2018-08-07 20:14:24 -04:00
Russell-S-Harper
a3069872b1 Revised comments. 2018-08-07 09:40:29 -04:00
Russell-S-Harper
41e1ff48d2 Revising INR and DCR to use common routines. 2018-08-07 09:30:11 -04:00
Russell-S-Harper
421a7a192e Revising Makefiles and expanding README. 2018-08-07 06:38:40 -04:00
Russell-S-Harper
954c695e0a Revising comments. 2018-08-07 05:22:04 -04:00
Russell-S-Harper
6cfab34cfa
Add files via upload 2018-08-06 22:14:36 -04:00