6502/EightBit
1
0
Fork 0
mirror of https://github.com/MoleskiCoder/EightBit.git synced 2024-11-16 13:04:48 +00:00
Code Issues Projects Releases Wiki Activity
4dd3106af0
EightBit/Z80/documentation/dd.html

1579 lines
100 KiB
HTML
Raw Normal View History

Add some more Z80 documentation. Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
2020-02-22 08:30:52 +00:00
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN">
Z80: Correct links in cycle accurate Z80 documentation. Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
2021-01-02 10:14:39 +00:00
<!-- saved from url=(0044) -->
Add some more Z80 documentation. Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
2020-02-22 08:30:52 +00:00
<html><head><meta http-equiv="Content-Type" content="text/html; charset=windows-1252"><title>Z80 Instructions Timing</title></head><body>
<h1>Opcodes with DD prefix</h1>
Z80: Correct links in cycle accurate Z80 documentation. Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
2021-01-02 10:14:39 +00:00
DD 09 .. <a href="#09">ADD IX,BC</a><br>
DD 19 .. <a href="#19">ADD IX,DE</a><br>
DD 21 .. <a href="#21">LD IX,nn</a><br>
DD 22 .. <a href="#22">LD (nn),IX</a><br>
DD 23 .. <a href="#23">INC IX</a><br>
DD 24 .. <a href="#24">INC IXh*</a><br>
DD 25 .. <a href="#25">DEC IXh*</a><br>
DD 26 .. <a href="#26">LD IXh,n*</a><br>
DD 29 .. <a href="#29">ADD IX,IX</a><br>
DD 2A .. <a href="#2A">LD IX,(nn)</a><br>
DD 2B .. <a href="#2B">DEC IX</a><br>
DD 2C .. <a href="#2C">INC IXl*</a><br>
DD 2D .. <a href="#2D">DEC IXl*</a><br>
DD 2E .. <a href="#2E">LD IXl,n*</a><br>
DD 34 .. <a href="#34">INC (IX+d)</a><br>
DD 35 .. <a href="#35">DEC (IX+d)</a><br>
DD 36 .. <a href="#36">LD (IX+d),n</a><br>
DD 39 .. <a href="#39">ADD IX,SP</a><br>
DD 44 .. <a href="#44">LD B,IXh*</a><br>
DD 45 .. <a href="#45">LD B,IXl*</a><br>
DD 46 .. <a href="#46">LD B,(IX+d)</a><br>
DD 4C .. <a href="#4C">LD C,IXh*</a><br>
DD 4D .. <a href="#4D">LD C,IXl*</a><br>
DD 4E .. <a href="#4E">LD C,(IX+d)</a><br>
DD 54 .. <a href="#54">LD D,IXh*</a><br>
DD 55 .. <a href="#55">LD D,IXl*</a><br>
DD 56 .. <a href="#56">LD D,(IX+d)</a><br>
DD 5C .. <a href="#5C">LD E,IXh*</a><br>
DD 5D .. <a href="#5D">LD E,IXl*</a><br>
DD 5E .. <a href="#5E">LD E,(IX+d)</a><br>
DD 60 .. <a href="#60">LD IXh,B*</a><br>
DD 61 .. <a href="#61">LD IXh,C*</a><br>
DD 62 .. <a href="#62">LD IXh,D*</a><br>
DD 63 .. <a href="#63">LD IXh,E*</a><br>
DD 64 .. <a href="#64">LD IXh,IXh*</a><br>
DD 65 .. <a href="#65">LD IXh,IXl*</a><br>
DD 66 .. <a href="#66">LD H,(IX+d)</a><br>
DD 67 .. <a href="#67">LD IXh,A*</a><br>
DD 68 .. <a href="#68">LD IXl,B*</a><br>
DD 69 .. <a href="#69">LD IXl,C*</a><br>
DD 6A .. <a href="#6A">LD IXl,D*</a><br>
DD 6B .. <a href="#6B">LD IXl,E*</a><br>
DD 6C .. <a href="#6C">LD IXl,IXh*</a><br>
DD 6D .. <a href="#6D">LD IXl,IXl*</a><br>
DD 6E .. <a href="#6E">LD L,(IX+d)</a><br>
DD 6F .. <a href="#6F">LD IXl,A*</a><br>
DD 70 .. <a href="#70">LD (IX+d),B</a><br>
DD 71 .. <a href="#71">LD (IX+d),C</a><br>
DD 72 .. <a href="#72">LD (IX+d),D</a><br>
DD 73 .. <a href="#73">LD (IX+d),E</a><br>
DD 74 .. <a href="#74">LD (IX+d),H</a><br>
DD 75 .. <a href="#75">LD (IX+d),L</a><br>
DD 77 .. <a href="#77">LD (IX+d),A</a><br>
DD 7C .. <a href="#7C">LD A,IXh*</a><br>
DD 7D .. <a href="#7D">LD A,IXl*</a><br>
DD 7E .. <a href="#7E">LD A,(IX+d)</a><br>
DD 84 .. <a href="#84">ADD A,IXh*</a><br>
DD 85 .. <a href="#85">ADD A,IXl*</a><br>
DD 86 .. <a href="#86">ADD A,(IX+d)</a><br>
DD 8C .. <a href="#8C">ADC A,IXh*</a><br>
DD 8D .. <a href="#8D">ADC A,IXl*</a><br>
DD 8E .. <a href="#8E">ADC A,(IX+d)</a><br>
DD 94 .. <a href="#94">SUB IXh*</a><br>
DD 95 .. <a href="#95">SUB IXl*</a><br>
DD 96 .. <a href="#96">SUB (IX+d)</a><br>
DD 9C .. <a href="#9C">SBC A,IXh*</a><br>
DD 9D .. <a href="#9D">SBC A,IXl*</a><br>
DD 9E .. <a href="#9E">SBC A,(IX+d)</a><br>
DD A4 .. <a href="#A4">AND IXh*</a><br>
DD A5 .. <a href="#A5">AND IXl*</a><br>
DD A6 .. <a href="#A6">AND (IX+d)</a><br>
DD AC .. <a href="#AC">XOR IXh*</a><br>
DD AD .. <a href="#AD">XOR IXl*</a><br>
DD AE .. <a href="#AE">XOR (IX+d)</a><br>
DD B4 .. <a href="#B4">OR IXh*</a><br>
DD B5 .. <a href="#B5">OR IXl*</a><br>
DD B6 .. <a href="#B6">OR (IX+d)</a><br>
DD BC .. <a href="#BC">CP IXh*</a><br>
DD BD .. <a href="#BD">CP IXl*</a><br>
DD BE .. <a href="#BE">CP (IX+d)</a><br>
DD E1 .. <a href="#E1">POP IX</a><br>
DD E3 .. <a href="#E3">EX (SP),IX</a><br>
DD E5 .. <a href="#E5">PUSH IX</a><br>
DD E9 .. <a href="#E9">JP (IX)</a><br>
DD F9 .. <a href="#F9">LD SP,IX</a><br>
Add some more Z80 documentation. Signed-off-by: Adrian Conlon <Adrian.conlon@gmail.com>
2020-02-22 08:30:52 +00:00
<h1>Instructions Timing</h1>
<h3 id="09">Opcode: DD 09 =&gt; ADD IX,BC</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:09 M1 MREQ RD | Opcode read from 001 -&gt; 09
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
#011H T7 AB:001 DB:-- |
#012H T8 AB:001 DB:-- |
#013H T9 AB:001 DB:-- |
#014H T10 AB:001 DB:-- |
#015H T11 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
<h3 id="19">Opcode: DD 19 =&gt; ADD IX,DE</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:19 M1 MREQ RD | Opcode read from 001 -&gt; 19
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
#011H T7 AB:001 DB:-- |
#012H T8 AB:001 DB:-- |
#013H T9 AB:001 DB:-- |
#014H T10 AB:001 DB:-- |
#015H T11 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
<h3 id="21">Opcode: DD 21 n n =&gt; LD IX,nn</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:21 M1 MREQ RD | Opcode read from 001 -&gt; 21
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:003 DB:-- |
#013H T9 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#014H T10 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
-----------------------------------------------------------+
</pre>
<h3 id="22">Opcode: DD 22 n n =&gt; LD (nn),IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:22 M1 MREQ RD | Opcode read from 001 -&gt; 22
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:003 DB:-- |
#013H T9 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#014H T10 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#015H T11 AB:001 DB:-- |
#016H T12 AB:001 DB:01 MREQ |
#017H T13 AB:001 DB:01 MREQ WR | Memory write to 001 &lt;- 01
#018H T14 AB:002 DB:-- |
#019H T15 AB:002 DB:02 MREQ |
#020H T16 AB:002 DB:02 MREQ WR | Memory write to 002 &lt;- 02
-----------------------------------------------------------+
</pre>
<h3 id="23">Opcode: DD 23 =&gt; INC IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:23 M1 MREQ RD | Opcode read from 001 -&gt; 23
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
<h3 id="24">Opcode: DD 24 =&gt; INC IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:24 M1 MREQ RD | Opcode read from 001 -&gt; 24
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="25">Opcode: DD 25 =&gt; DEC IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:25 M1 MREQ RD | Opcode read from 001 -&gt; 25
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="26">Opcode: DD 26 n =&gt; LD IXh,n*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:26 M1 MREQ RD | Opcode read from 001 -&gt; 26
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
-----------------------------------------------------------+
</pre>
<h3 id="29">Opcode: DD 29 =&gt; ADD IX,IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:29 M1 MREQ RD | Opcode read from 001 -&gt; 29
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
#011H T7 AB:001 DB:-- |
#012H T8 AB:001 DB:-- |
#013H T9 AB:001 DB:-- |
#014H T10 AB:001 DB:-- |
#015H T11 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
<h3 id="2A">Opcode: DD 2A n n =&gt; LD IX,(nn)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:2A M1 MREQ RD | Opcode read from 001 -&gt; 2A
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:003 DB:-- |
#013H T9 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#014H T10 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#015H T11 AB:001 DB:-- |
#016H T12 AB:001 DB:2A MREQ RD | Memory read from 001 -&gt; 2A
#017H T13 AB:001 DB:2A MREQ RD | Memory read from 001 -&gt; 2A
#018H T14 AB:002 DB:-- |
#019H T15 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#020H T16 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
-----------------------------------------------------------+
</pre>
<h3 id="2B">Opcode: DD 2B =&gt; DEC IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:2B M1 MREQ RD | Opcode read from 001 -&gt; 2B
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
<h3 id="2C">Opcode: DD 2C =&gt; INC IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:2C M1 MREQ RD | Opcode read from 001 -&gt; 2C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="2D">Opcode: DD 2D =&gt; DEC IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:2D M1 MREQ RD | Opcode read from 001 -&gt; 2D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="2E">Opcode: DD 2E n =&gt; LD IXl,n*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:2E M1 MREQ RD | Opcode read from 001 -&gt; 2E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
-----------------------------------------------------------+
</pre>
<h3 id="34">Opcode: DD 34 d =&gt; INC (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:34 M1 MREQ RD | Opcode read from 001 -&gt; 34
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:002 DB:-- |
#018H T14 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#019H T15 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#020H T16 AB:002 DB:-- |
#021H T17 AB:002 DB:-- |
#022H T18 AB:002 DB:02 MREQ |
#023H T19 AB:002 DB:02 MREQ WR | Memory write to 002 &lt;- 02
-----------------------------------------------------------+
</pre>
<h3 id="35">Opcode: DD 35 d =&gt; DEC (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:35 M1 MREQ RD | Opcode read from 001 -&gt; 35
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:002 DB:-- |
#018H T14 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#019H T15 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#020H T16 AB:002 DB:-- |
#021H T17 AB:002 DB:-- |
#022H T18 AB:002 DB:00 MREQ |
#023H T19 AB:002 DB:00 MREQ WR | Memory write to 002 &lt;- 00
-----------------------------------------------------------+
</pre>
<h3 id="36">Opcode: DD 36 d n =&gt; LD (IX+d),n</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:36 M1 MREQ RD | Opcode read from 001 -&gt; 36
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:003 DB:-- |
#013H T9 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#014H T10 AB:003 DB:02 MREQ RD | Memory read from 003 -&gt; 02
#015H T11 AB:003 DB:-- |
#016H T12 AB:003 DB:-- |
#017H T13 AB:002 DB:-- |
#018H T14 AB:002 DB:02 MREQ |
#019H T15 AB:002 DB:02 MREQ WR | Memory write to 002 &lt;- 02
-----------------------------------------------------------+
</pre>
<h3 id="39">Opcode: DD 39 =&gt; ADD IX,SP</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:39 M1 MREQ RD | Opcode read from 001 -&gt; 39
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
#011H T7 AB:001 DB:-- |
#012H T8 AB:001 DB:-- |
#013H T9 AB:001 DB:-- |
#014H T10 AB:001 DB:-- |
#015H T11 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
<h3 id="44">Opcode: DD 44 =&gt; LD B,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:44 M1 MREQ RD | Opcode read from 001 -&gt; 44
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="45">Opcode: DD 45 =&gt; LD B,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:45 M1 MREQ RD | Opcode read from 001 -&gt; 45
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="46">Opcode: DD 46 d =&gt; LD B,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:46 M1 MREQ RD | Opcode read from 001 -&gt; 46
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:001 DB:-- |
#018H T14 AB:001 DB:46 MREQ RD | Memory read from 001 -&gt; 46
#019H T15 AB:001 DB:46 MREQ RD | Memory read from 001 -&gt; 46
-----------------------------------------------------------+
</pre>
<h3 id="4C">Opcode: DD 4C =&gt; LD C,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:4C M1 MREQ RD | Opcode read from 001 -&gt; 4C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="4D">Opcode: DD 4D =&gt; LD C,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:4D M1 MREQ RD | Opcode read from 001 -&gt; 4D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="4E">Opcode: DD 4E d =&gt; LD C,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:4E M1 MREQ RD | Opcode read from 001 -&gt; 4E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:001 DB:-- |
#018H T14 AB:001 DB:4E MREQ RD | Memory read from 001 -&gt; 4E
#019H T15 AB:001 DB:4E MREQ RD | Memory read from 001 -&gt; 4E
-----------------------------------------------------------+
</pre>
<h3 id="54">Opcode: DD 54 =&gt; LD D,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:54 M1 MREQ RD | Opcode read from 001 -&gt; 54
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="55">Opcode: DD 55 =&gt; LD D,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:55 M1 MREQ RD | Opcode read from 001 -&gt; 55
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="56">Opcode: DD 56 d =&gt; LD D,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:56 M1 MREQ RD | Opcode read from 001 -&gt; 56
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:001 DB:-- |
#018H T14 AB:001 DB:56 MREQ RD | Memory read from 001 -&gt; 56
#019H T15 AB:001 DB:56 MREQ RD | Memory read from 001 -&gt; 56
-----------------------------------------------------------+
</pre>
<h3 id="5C">Opcode: DD 5C =&gt; LD E,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:5C M1 MREQ RD | Opcode read from 001 -&gt; 5C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="5D">Opcode: DD 5D =&gt; LD E,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:5D M1 MREQ RD | Opcode read from 001 -&gt; 5D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="5E">Opcode: DD 5E d =&gt; LD E,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:5E M1 MREQ RD | Opcode read from 001 -&gt; 5E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:001 DB:-- |
#018H T14 AB:001 DB:5E MREQ RD | Memory read from 001 -&gt; 5E
#019H T15 AB:001 DB:5E MREQ RD | Memory read from 001 -&gt; 5E
-----------------------------------------------------------+
</pre>
<h3 id="60">Opcode: DD 60 =&gt; LD IXh,B*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:60 M1 MREQ RD | Opcode read from 001 -&gt; 60
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="61">Opcode: DD 61 =&gt; LD IXh,C*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:61 M1 MREQ RD | Opcode read from 001 -&gt; 61
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="62">Opcode: DD 62 =&gt; LD IXh,D*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:62 M1 MREQ RD | Opcode read from 001 -&gt; 62
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="63">Opcode: DD 63 =&gt; LD IXh,E*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:63 M1 MREQ RD | Opcode read from 001 -&gt; 63
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="64">Opcode: DD 64 =&gt; LD IXh,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:64 M1 MREQ RD | Opcode read from 001 -&gt; 64
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="65">Opcode: DD 65 =&gt; LD IXh,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:65 M1 MREQ RD | Opcode read from 001 -&gt; 65
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="66">Opcode: DD 66 d =&gt; LD H,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:66 M1 MREQ RD | Opcode read from 001 -&gt; 66
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:001 DB:-- |
#018H T14 AB:001 DB:66 MREQ RD | Memory read from 001 -&gt; 66
#019H T15 AB:001 DB:66 MREQ RD | Memory read from 001 -&gt; 66
-----------------------------------------------------------+
</pre>
<h3 id="67">Opcode: DD 67 =&gt; LD IXh,A*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:67 M1 MREQ RD | Opcode read from 001 -&gt; 67
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="68">Opcode: DD 68 =&gt; LD IXl,B*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:68 M1 MREQ RD | Opcode read from 001 -&gt; 68
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="69">Opcode: DD 69 =&gt; LD IXl,C*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:69 M1 MREQ RD | Opcode read from 001 -&gt; 69
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="6A">Opcode: DD 6A =&gt; LD IXl,D*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:6A M1 MREQ RD | Opcode read from 001 -&gt; 6A
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="6B">Opcode: DD 6B =&gt; LD IXl,E*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:6B M1 MREQ RD | Opcode read from 001 -&gt; 6B
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="6C">Opcode: DD 6C =&gt; LD IXl,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:6C M1 MREQ RD | Opcode read from 001 -&gt; 6C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="6D">Opcode: DD 6D =&gt; LD IXl,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:6D M1 MREQ RD | Opcode read from 001 -&gt; 6D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="6E">Opcode: DD 6E d =&gt; LD L,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:6E M1 MREQ RD | Opcode read from 001 -&gt; 6E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="6F">Opcode: DD 6F =&gt; LD IXl,A*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:6F M1 MREQ RD | Opcode read from 001 -&gt; 6F
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="70">Opcode: DD 70 d =&gt; LD (IX+d),B</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:70 M1 MREQ RD | Opcode read from 001 -&gt; 70
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:46 MREQ |
#019H T15 AB:000 DB:46 MREQ WR | Memory write to 000 &lt;- 46
-----------------------------------------------------------+
</pre>
<h3 id="71">Opcode: DD 71 d =&gt; LD (IX+d),C</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:71 M1 MREQ RD | Opcode read from 001 -&gt; 71
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:4E MREQ |
#019H T15 AB:000 DB:4E MREQ WR | Memory write to 000 &lt;- 4E
-----------------------------------------------------------+
</pre>
<h3 id="72">Opcode: DD 72 d =&gt; LD (IX+d),D</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:72 M1 MREQ RD | Opcode read from 001 -&gt; 72
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:56 MREQ |
#019H T15 AB:000 DB:56 MREQ WR | Memory write to 000 &lt;- 56
-----------------------------------------------------------+
</pre>
<h3 id="73">Opcode: DD 73 d =&gt; LD (IX+d),E</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:73 M1 MREQ RD | Opcode read from 001 -&gt; 73
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:5E MREQ |
#019H T15 AB:000 DB:5E MREQ WR | Memory write to 000 &lt;- 5E
-----------------------------------------------------------+
</pre>
<h3 id="74">Opcode: DD 74 d =&gt; LD (IX+d),H</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:74 M1 MREQ RD | Opcode read from 001 -&gt; 74
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:66 MREQ |
#019H T15 AB:000 DB:66 MREQ WR | Memory write to 000 &lt;- 66
-----------------------------------------------------------+
</pre>
<h3 id="75">Opcode: DD 75 d =&gt; LD (IX+d),L</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:75 M1 MREQ RD | Opcode read from 001 -&gt; 75
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ |
#019H T15 AB:000 DB:DD MREQ WR | Memory write to 000 &lt;- DD
-----------------------------------------------------------+
</pre>
<h3 id="77">Opcode: DD 77 d =&gt; LD (IX+d),A</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:77 M1 MREQ RD | Opcode read from 001 -&gt; 77
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:FF MREQ |
#019H T15 AB:000 DB:FF MREQ WR | Memory write to 000 &lt;- FF
-----------------------------------------------------------+
</pre>
<h3 id="7C">Opcode: DD 7C =&gt; LD A,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:7C M1 MREQ RD | Opcode read from 001 -&gt; 7C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="7D">Opcode: DD 7D =&gt; LD A,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:7D M1 MREQ RD | Opcode read from 001 -&gt; 7D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="7E">Opcode: DD 7E d =&gt; LD A,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:7E M1 MREQ RD | Opcode read from 001 -&gt; 7E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="84">Opcode: DD 84 =&gt; ADD A,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:84 M1 MREQ RD | Opcode read from 001 -&gt; 84
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="85">Opcode: DD 85 =&gt; ADD A,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:85 M1 MREQ RD | Opcode read from 001 -&gt; 85
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="86">Opcode: DD 86 d =&gt; ADD A,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:86 M1 MREQ RD | Opcode read from 001 -&gt; 86
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="8C">Opcode: DD 8C =&gt; ADC A,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:8C M1 MREQ RD | Opcode read from 001 -&gt; 8C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="8D">Opcode: DD 8D =&gt; ADC A,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:8D M1 MREQ RD | Opcode read from 001 -&gt; 8D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="8E">Opcode: DD 8E d =&gt; ADC A,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:8E M1 MREQ RD | Opcode read from 001 -&gt; 8E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="94">Opcode: DD 94 =&gt; SUB IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:94 M1 MREQ RD | Opcode read from 001 -&gt; 94
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="95">Opcode: DD 95 =&gt; SUB IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:95 M1 MREQ RD | Opcode read from 001 -&gt; 95
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="96">Opcode: DD 96 d =&gt; SUB (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:96 M1 MREQ RD | Opcode read from 001 -&gt; 96
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="9C">Opcode: DD 9C =&gt; SBC A,IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:9C M1 MREQ RD | Opcode read from 001 -&gt; 9C
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="9D">Opcode: DD 9D =&gt; SBC A,IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:9D M1 MREQ RD | Opcode read from 001 -&gt; 9D
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="9E">Opcode: DD 9E d =&gt; SBC A,(IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:9E M1 MREQ RD | Opcode read from 001 -&gt; 9E
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="A4">Opcode: DD A4 =&gt; AND IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:A4 M1 MREQ RD | Opcode read from 001 -&gt; A4
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="A5">Opcode: DD A5 =&gt; AND IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:A5 M1 MREQ RD | Opcode read from 001 -&gt; A5
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="A6">Opcode: DD A6 d =&gt; AND (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:A6 M1 MREQ RD | Opcode read from 001 -&gt; A6
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="AC">Opcode: DD AC =&gt; XOR IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:AC M1 MREQ RD | Opcode read from 001 -&gt; AC
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="AD">Opcode: DD AD =&gt; XOR IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:AD M1 MREQ RD | Opcode read from 001 -&gt; AD
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="AE">Opcode: DD AE d =&gt; XOR (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:AE M1 MREQ RD | Opcode read from 001 -&gt; AE
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="B4">Opcode: DD B4 =&gt; OR IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:B4 M1 MREQ RD | Opcode read from 001 -&gt; B4
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="B5">Opcode: DD B5 =&gt; OR IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:B5 M1 MREQ RD | Opcode read from 001 -&gt; B5
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="B6">Opcode: DD B6 d =&gt; OR (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:B6 M1 MREQ RD | Opcode read from 001 -&gt; B6
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="BC">Opcode: DD BC =&gt; CP IXh*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:BC M1 MREQ RD | Opcode read from 001 -&gt; BC
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="BD">Opcode: DD BD =&gt; CP IXl*</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:BD M1 MREQ RD | Opcode read from 001 -&gt; BD
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="BE">Opcode: DD BE d =&gt; CP (IX+d)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:BE M1 MREQ RD | Opcode read from 001 -&gt; BE
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:002 DB:-- |
#010H T6 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#011H T7 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:-- |
#014H T10 AB:002 DB:-- |
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:000 DB:-- |
#018H T14 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#019H T15 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="E1">Opcode: DD E1 =&gt; POP IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:E1 M1 MREQ RD | Opcode read from 001 -&gt; E1
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:0FF DB:-- |
#010H T6 AB:0FF DB:00 MREQ RD | Memory read from 0FF -&gt; 00
#011H T7 AB:0FF DB:00 MREQ RD | Memory read from 0FF -&gt; 00
#012H T8 AB:000 DB:-- |
#013H T9 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
#014H T10 AB:000 DB:DD MREQ RD | Memory read from 000 -&gt; DD
-----------------------------------------------------------+
</pre>
<h3 id="E3">Opcode: DD E3 =&gt; EX (SP),IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:E3 M1 MREQ RD | Opcode read from 001 -&gt; E3
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:E3 MREQ RD | Memory read from 001 -&gt; E3
#011H T7 AB:001 DB:E3 MREQ RD | Memory read from 001 -&gt; E3
#012H T8 AB:002 DB:-- |
#013H T9 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#014H T10 AB:002 DB:01 MREQ RD | Memory read from 002 -&gt; 01
#015H T11 AB:002 DB:-- |
#016H T12 AB:002 DB:-- |
#017H T13 AB:002 DB:DD MREQ |
#018H T14 AB:002 DB:DD MREQ WR | Memory write to 002 &lt;- DD
#019H T15 AB:001 DB:-- |
#020H T16 AB:001 DB:00 MREQ |
#021H T17 AB:001 DB:00 MREQ WR | Memory write to 001 &lt;- 00
#022H T18 AB:001 DB:00 |
#023H T19 AB:001 DB:00 |
-----------------------------------------------------------+
</pre>
<h3 id="E5">Opcode: DD E5 =&gt; PUSH IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:E5 M1 MREQ RD | Opcode read from 001 -&gt; E5
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:000 DB:-- |
#011H T7 AB:000 DB:01 MREQ |
#012H T8 AB:000 DB:01 MREQ WR | Memory write to 000 &lt;- 01
#013H T9 AB:0FF DB:-- |
#014H T10 AB:0FF DB:E3 MREQ |
#015H T11 AB:0FF DB:E3 MREQ WR | Memory write to 0FF &lt;- E3
-----------------------------------------------------------+
</pre>
<h3 id="E9">Opcode: DD E9 =&gt; JP (IX)</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:E9 M1 MREQ RD | Opcode read from 001 -&gt; E9
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
-----------------------------------------------------------+
</pre>
<h3 id="F9">Opcode: DD F9 =&gt; LD SP,IX</h3>
<pre>-----------------------------------------------------------+
#001H T1 AB:000 DB:-- M1 |
#002H T2 AB:000 DB:DD M1 MREQ RD | Opcode read from 000 -&gt; DD
#003H T3 AB:000 DB:-- RFSH |
#004H T4 AB:000 DB:-- RFSH MREQ | Refresh address 000
-----------------------------------------------------------+
#005H T1 AB:001 DB:-- M1 |
#006H T2 AB:001 DB:F9 M1 MREQ RD | Opcode read from 001 -&gt; F9
#007H T3 AB:001 DB:-- RFSH |
#008H T4 AB:001 DB:-- RFSH MREQ | Refresh address 001
#009H T5 AB:001 DB:-- |
#010H T6 AB:001 DB:-- |
-----------------------------------------------------------+
</pre>
Z80: Correct links in cycle accurate Z80 documentation. Signed-off-by: Adrian Conlon <adrian.conlon@gmail.com>
2021-01-02 10:14:39 +00:00
</body></html>
Reference in New Issue Copy Permalink