## 8－BIT MICROPROCESSING UNIT

The MC6809E is a revolutionary high performance 8 －bit microprocessor which supports modern programming techniques such as position in－ dependence，reentrancy，and modular programming．

This third－generation addition to the M6800 family has major architectural improvements which include additional registers，instructions and addressing modes．

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes．The MC6809E has the most com－ plete set of addressing modes available on any 8 －bit microprocessor today．

The MC6809E has hardware and software features which make it an ideal processor for higher level language execution or standard controller applica－ tions．External clock inputs are provided to allow synchronization with peripherals，systems or other MPUs．

## MC6800 COMPATIBLE

－Hardware－Interfaces with All M6800 Peripherals
－Software－Upward Source Code Compatible Instruction Set and Addressing Modes
ARCHITECTURAL FEATURES
－Two 16－bit Index Registers
－Two 16－bit Indexable Stack Pointers
－Two 8－bit Accumulators can be Concatenated to Form One 16－Bit Accumulator
－Direct Page Register Allows Direct Addressing Throughout Memory
HARDWARE FEATURES
－三x犬シ－＝Cok 1npl：s，E ard O，Allow Synon：omization
－TSC input Conerols iniernal Bus Buffers
－LIC Indicates Opcode Fetch
－AVMA Allows Efficient Use of Common Resources in A Multiprocessor System
－BUSY is a Status Line for Multiprocessing
－Fast Interrupt Request Input Stacks Only Condition Code Register and Program Counter
－Interrupt Acknowledge Output Allows Vectoring By Devices
－SYNC Acknowledge Output Allows for Synchronization to External Event
－Single Bus－Cycle $\overline{\text { RESET }}$
－Single 5－Volt Supply Operation
－NMII Inhibited After RESET Until After First Load of Stack Pointer
－Early Address Valid Allows Use With Slower Memories
－Early Write－Data for Dynamic Memories
SOFTWARE FEATURES
－ 10 Addressing Modes
－M6800 Upward Compatible Addressing Modes
－Direct Addressing Anywhere in Memory Map
－Long Relative Branches
－Program Counter Relative
－True Indirect Addressing
－Expanded Indexed Addressing：
$0,5,8$ ，or 16 －bit Constant Offsets
8，or 16－bit Accumulator Offsets
Auto－Increment／Decrement by 1 or 2
－Improved Stack Manipulation
－ 1464 Instruction with Unique Addressing Modes
－ $8 \times 8$ Unsigned Multiply
－16－bit Arithmetic
－Transfer／Exchange All Registers
－Push／Pull Any Registers or Any Set of Registers
－Load Effective Address

HMOS
（HIGH－DENSITY N－CHANNEL，SILICON－GATE）

## 8－BIT <br> MICROPROCESSING UNIT



FIGURE 1 －PIN ASSIGNMENT

| $v_{S S} 4$ | 40 | $\overline{\mathrm{HALT}}$ |
| :---: | :---: | :---: |
| NM142 | 39 | ISC |
| $\overline{\mathrm{RO}} \mathrm{O} 3$ | 38 | ］LIC |
| FIROL 4 | 37 | ITESET |
| BS 5 | 36 | ］AVMA |
| BAd 6 | 35 | 10 |
| $\mathrm{VCCO}^{7}$ | 34 | E |
| A0 0 | 33 | IBUSY |
| A109 | 32 | IR／W |
| A2 10 | 31 | ］D0 |
| A3－11 | 30 | 7 D 1 |
| A4 12 | 29 | 7 D 2 |
| A5 13 | 28 | D3 |
| A6 14 | 27 | 704 |
| A7 115 | 26 | 705 |
| A8416 | 25 | ID6 |
| A9017 | 24 | ］D7 |
| A10¢18 | 23 | JA15 |
| A11019 | 22 | A14 |
| A12 20 | 21 | A13 |

$\because=X M U M$ RATINGS

| Rating | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| ミ_こ:, Voltage | $V_{\text {CC }}$ | -0.3 to +7.0 | V |
| - -.- Voltage | $V_{\text {in }}$ | -0.3 to +7.0 | V |
| © cerating Temperature Range MC6809E, MC68A09E, MC68B09E | ${ }^{\text {TA }}$ | $\begin{aligned} & T_{L} \text { to } T_{H} \\ & 0 \text { to }+70 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | ${ }^{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

THERMAL CHARACTERISTICS

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either $V_{S S}$ or $V_{C C}$ ).

| Characteristic | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Ceramic |  | 50 |  |
| Cerdip | $\theta_{J A}$ | 60 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic |  | 100 |  |

## POWER CONSIDERATIONS

The average chip-junction temperature, $T_{J}$, in ${ }^{\circ} \mathrm{C}$ can be obtained from:

$$
\begin{equation*}
T J=T A+(P D \bullet \theta J A) \tag{1}
\end{equation*}
$$

Where:
$T_{A} \equiv$ Ambient Temperature, ${ }^{\circ} \mathrm{C}$
$\theta J A \equiv$ Package Thermal Resistance, Junction-to-Ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$P_{D} \equiv \operatorname{PINT}+$ PPORT
PINT $\equiv \operatorname{ICC} \times$ VCC. Watts - Chip Internal Power
PPORT $\equiv$ Port Power Dissipation, Watts - User Determined
For most applications PPORT $\&$ PINT and can be neglected. PPORT may become significant if the devise scorfigured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and $T J$ (if PPORT is neglected) is:

$$
\begin{equation*}
P D=K \div\left(T J+273^{\circ} \mathrm{C}\right) \tag{2}
\end{equation*}
$$

Solving equations 1 and 2 for $K$ gives:

$$
\begin{equation*}
\mathrm{K}=\mathrm{P} \cdot\left(T_{\mathrm{A}}+273^{\circ} \mathrm{C}\right)+\theta \mathrm{JA} \cdot \mathrm{PD}^{2} \tag{3}
\end{equation*}
$$

Where $K$ is a constant pertaining to the particular part. $K$ can be determined from equation 3 by measuring $P_{D}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$ the values of $P D$ and $T j$ can be obtained by solving equations (1) and (2) iteratively for any value of $T_{A}$.


*Capacitances are periodically tested rather than $100 \%$ tested.

| laent. Number | Characteristics | Symbol | MC6809E |  | MC68A09E |  | MC68B09E |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| - | C.ce Time | ${ }^{\text {t }}$ cyc | 1.0 | 10 | 0.667 | 10 | 0.5 | 10 | $\mu \mathrm{S}$ |
| $\hat{2}$ | Puise Width, E Low | PW EL | 450 | 9500 | 295 | 9500 | 210 | 9500 | ns |
| $\underline{\square}$ | Puise Width, E High | PW EH | 450 | 9500 | 280 | 9500 | 220 | 9500 | ns |
| $\pm$ | Clock Rise and Fall Time | $t_{r}, t_{f}$ | - | 25 | - | 25 | - | 20 | ns |
| 三 | Pulse Width, Q High | PWOH | 450 | 9500 | 280 | 9500 | 220 | 9500 | ns |
| 7 | Delay Time, E to O Rise | tEQ1 | 200 | - | 130 | -- | 100 | - | ns |
| 7 A | Delay Time, Q High to E Rise | teo2 | 200 | - | 130 | - | 100 | - | ns |
| 7 B | Delay Time, E High to O Fall | teo3 | 200 | - | 130 | - | 100 | - | ns |
| 7 C | Delay Time, O High to E Fali | tEQ4 | 200 | - | 130 | - | 100 | - | ns |
| 9 | Address Hold Time | ${ }^{\text {t }} \mathrm{AH}$ | 20 | - | 20 | - | 20 | - | ns |
| 11 | Address Delay Time from E Low (BA, BS, R/ $\bar{W}$ ) | ${ }^{\text {t }}$ AD | - | 200 | - | 140 | - | 110 | ns |
| 17 | Read Data Setup Time | ${ }^{\text {t }} \mathrm{DSR}$ | 80 | - | 60 | - | 40 | - | ns |
| 18 | Read Data Hoid Time | tDHR | 10 | - | 10 | - | 10 | - | ns |
| 20 | Data Delay Time from Q | tode | - | 200 | - | 140 | - | 110 | ns |
| 21 | Write Data Hold Time | t DHW | 30 | - | 30 | - | 30 | - | ns |
| 29 | Usable Access Time | t $A C C$ | 695 | - | 440 | - | 330 | - | ns |
|  | Control Delay Time (Figure 2) | ${ }^{\text {t }} \mathrm{CD}$ | - | 300 | - | 250 | - | 200 | ns |
|  | Interrupts, $\overline{\mathrm{HALT}}, \overline{\mathrm{RESET}}$, and TSC Setup Time (Figures 7, 8, 9, 10, 13, and 14) | tpCS | 200 | - | 140 | - | 110 | -- | ns |
|  | TSC Drive to Valid Logic Level (Figure 14) | tTSV | - | 210 | - | 150 | - | 120 | ns |
|  | TSC Release MOS Buffers to High Impedance (Figure 14) | tTSR | - | 200 | - | 140 | - | 110 | ns |
|  | TSC Three-State Delay Time (Figure 141 | tTSC | - | 120 | - | 85 | - | 80 | ns |
|  | Processor Control Rise and Fall Time (Figure 8) | $\begin{aligned} & \mathrm{tPCr} \\ & \text { tPCf } \end{aligned}$ | - | 100 | - | 100 | - | 100 | ns |

FIGURE 2 - READ/WRITE DATA TO MEMORY OR PERIPHERALS


FIGURE 3 - MC6809E EXPANDED BLOCK DIAGRAM


FIGURE 4 - BUS TIMING TEST LOAD

$C=30 \mathrm{pF}$ for BA, BS, LIC, AVMA, BUSY
130 pF for DO-D7
90 pF for A0-A $15, \mathrm{R} / \overline{\mathrm{W}}$
$R=11.7 \mathrm{k} \Omega$ for $D 0-D 7$
$16.5 \mathrm{k} \Omega$ for $\mathrm{AO}-\mathrm{A} 15, \mathrm{R} / \overline{\mathrm{W}}$
$24 \mathrm{k} \Omega$ for $\mathrm{BA}, \mathrm{BS}$
LIS, AVMA, BUSY

PROGRAMMING MODEL
As shown in Figure 5, the MC6809E adds three registers to the set available in the MC6800. The added registers include a Direct Page Register, the User Stack pointer and a second Index Register.

ACCUMULATORS (A, B, D)
The $A$ and $B$ registers are general purpose accumulators which are used for arithmetic calculations and manipulation of data.

Certain instructions concatenate the $A$ and $B$ registers to form a single 16 -bit accumulator. This is referred to as the $D$ Register, and is formed with the A Register as the most significant byte.

## DIRECT PAGE REGISTER (DP)

The Direct Page Register of the MC6809E serves to enhance the Direct Addressing Mode. The content of this register appears at the higher address outputs (A8-A15) during direct addressing instruction execution. This allows the direct mode to be used at any place in memory, under program control. To ensure M6800 compatibility, all bits of this register are cleared during Processor Reset.


## INDEX REGISTERS（ $\mathrm{X}, \mathrm{Y}$ ）

The Index Registers are used in indexed mode of address－ ing．The 16 －bit address in this register takes part in the calculation of effective addresses．This address may be used to point to data directly or may be modifed by an optional constant or register offset．During some indexed modes，the contents of the index register are incremented and decremented to point to the next item of tabular type data All four pointer registers（ $\because, \because, U, S$ ）may be used as index registers．

## STACK POINTER（U，S）

The Hardware Stack Pointer（S）is used automatically by the processor during subroutine calls and interrupts．The User Stack Pointer（U）is controlled exclusively by the pro－ grammer thus allowing arguments to be passed to and from subroutines with ease．The $U$－register is frequently used as a stack marker．Both Stack Pointers have the same indexed mode addressing capabilities as the $X$ and $Y$ registers，but also support Push and Pull instructions．This allows the MC6809E to be used efficiently as a stack processor，greatly enhancing its ability to support higher level languages and modular programming．

## NOTE

The stack pointers of the MC6809E point to the top of the stack，in contrast to the MC6800 stack pointer， which pointed to the next free location on stack．

## PROGRAM COUNTER

The Program Counter is used by the processor to point to the address of the next instruction to be executed by the pro－ cessor．Relative Addressing is provided allowing the Pro－ gram Counter to be used like an index register in some situa－ tions．

## CONDITION CODE REGISTER

${ }^{-r}=$ Condition Code Register defines the state of the pro－ こことsご こ：ant given time．See Figure 6

FIGURE 6 －CONDITION CODE REGISTER FORMAT


## CONDITION CODE REGISTER DESCRIPTION

## BIT 0 （C）

Bit 0 is the carry flag，and is usually the carry from the binary ALU．C is also used to represent a＇borrow＇from sub－ tract like instructions（CMP，NEG，SUB，SBC）and is the complement of the carry from the binary ALU．

## BIT 1 （V）

Bit 1 is the overflow flag，and is set to a one by an opera－ tion which causes a signed two＇s complement arithmetic overflow．This overflow is detected in an operation in which the carry from the MSB in the ALU does not match the carry from the MSB－1．

## BIT 2 （Z）

Bit 2 is the zero flag，and is set to a one if the result of the previous operation was identically zero．

## $81 T 3(N)$

Bit 3 is the negative flag, which contains exactly the value of the MSB of the result of the preceding operation. Thus, a negative two's-complement result will leave $N$ set to a one.

## BIT 4 (I)

Bit 4 is the $\overline{\mathrm{RQ}}$ mask bit. The processor will not recognize interrupts from the $\overline{\mathrm{RO}}$ line if this bit is set to a one. $\overline{\mathrm{NMT}}$, FITRO, IRQ, RESET, and SWI all set! to a one; SWI2 and SWI3 do not affect I.

## BIT 5 (H)

Bit 5 is the half-carry bit, and is used to indicate a carry from bit 3 in the ALU as a result of an 8 -bit addition only (ADC or $A D D$ ). This bit is used by the DAA instruction to perform a BCD decimal add adjust operation. The state of this flag is undefined in all subtract-like instructions.

## 8IT $6(F)$

Bit 6 is the $\overline{\text { FIRO }}$ mask bit. The processor will not recognize interrupts from the $\overline{F I R Q}$ line if this bit is a one. $\overline{N M I}, \overline{F I R Q}, S W I$, and $\overline{R E S E T}$ all set $F$ to a one. $\overline{\text { RQQ }}$, SWI2 and SWI3 do not affect $F$

## BIT 7 (E)

Bit 7 is the entire flag, and when set to a one indicates that the complete machine state (all the registers) was stacked, as opposed to the subset state (PC and CC). The E bit of the stacked CC is used or a return from interrupt (RTI) to determine the extent of the unstacking. Therefore, the current $E$ left in the Condition Code Register represents past action.

## PIN DESCRIPTIONS

## POWER (VSS, VCC)

Two pins are used to supply power to the part: $V_{S S}$ is ground or 0 volts, while $V_{C C}$ is $+5.0 \mathrm{~V} \pm 5 \%$.

## ADDRESS BUS (A0-A15)

Sixteen pins are used to output address information from the MPU onto the Address Bus. When the processor does not require the bus for a data transfer, it will output address FFFF16, $R / \bar{W}=1$, and $B S=0$; this is a "dummy access" or $\overline{\mathrm{VMA}}$ cycle. All address bus drivers are made highimpedance when output Bus Available $(B A)$ is high or when TSC is asserted. Each pin will drive one Schottky TTL load or four LS TTL loads, and 90 pF . Refer to Figures 1 and 2.

## DATA BUS (DO-D7)

These eight pins provide communication with the system bi-directional data bus. Each pin will drive one Schottky TTL load or four LS TTL loads, and 130 pF .

## READ/WRITE (R/W)

This signal indicates the direction of data transfer on the data bus. A low indicates that the MPU is writing data onto the data bus. $R / \bar{W}$ is made high impedance when $B A$ is high or when TSC is asserted. Refer to Figures 1 and 2.

## RESET

A low level on this Schmitt-trigger input for greater than one bus cycle will reset the MPU, as shown in Figure 7. The

Reser vectors are fetched from locations FFFE 16 and FFFF 16 (Table 1) when Interrupt Acknowledge is true, ( $\overline{B A} \cdot B S=1$ ). During initial power-on, the Reset line should be held low until the clock input signals are fully operational.

Because the MC6809E Reset pin has a Schmitt-trigger input with a threshold voltage higher than that of standard peripherals, a simple R/C network may be used to reset the entire system. This higher threshold voltage ensures that all peripherals are out of the reset state before the Processor.

## HALT

A low level on this input pin will cause the MPU to stop running at the end of the present instruction and remain halted indefinitely without loss of data. When halted, the BA output is driven high indicating the buses are high impedance. BS is also high which indicates the processor is in the Halt state. While halted, the MPU will not respond to external reai-time requests ( $\overline{\mathrm{F} \mid \mathrm{RQ}}, \overline{\mathrm{TQQ})}$ although $\overline{\mathrm{NM}!}$ or $\overline{R E S E T}$ will be latched for later response. During the Halt state Q and E should continue to run normally. A halted state ( $\mathrm{BA} \bullet \mathrm{BS}=1$ ) can be achieved by pulling HALT low while RESET is still low. See Figure 8.

## BUS AVAILABLE, BUS STATUS (BA, BS)

The Bus Available output is an indication of an internal control signal which makes the MOS buses of the MPU high impedance. When BA goes low, a dead cycle will elapse before the MPU acquires the bus. BA will not be asserted when TSC is active, thus allowing dead cycle consistency.

The Bus Status output signal, when decoded with BA, represents the MPU state (valid with leading edge of Q ).

| MPU Siate |  | MPU State Definition |  |
| :---: | :---: | :--- | :---: |
| BA | $8 S$ |  |  |
| 0 | 0 | Normal (Running) |  |
| 0 | 1 | Interrupt or RESET Acknowledge |  |
| 1 | 0 | SYNC Acknowledge |  |
| 1 | 1 | HALT Acknowledge |  |

Interrupt Acknowledge is indicated during both cycles of a hardware-vector-fetch ( $\overline{R E S E T}, \overline{N M I}, \bar{F} I R \bar{Q}, \overline{I R Q}, ~ S W I$, SWVI2, SWI3). This signal, plus decoding of the lower four address lines, can provide the user with an indication of which interrupt level is being serviced and allow vectoring by device. See Table 1.

TABLE 1 - MERMORY MAP FOR INTERRUPT VECTORS

| Memory Map For <br> Vector Locations |  | Interrupt Vecior <br> Description |
| :---: | :---: | :---: |
| MS | LS | $\overline{\overline{\text { RESET }}}$ |
| FFFE | FFFF | $\overline{\text { NMI }}$ |
| FFFC | FFFD | SWI |
| FFFA | FFFB | $\overline{\text { RO }}$ |
| FFF8 | FFF9 | FFF7 |
| FFF4 | FFF5 | $\overline{\text { FIRQ }}$ |
| FFF2 | FFF3 | SWI2 |
| FFF0 | FFF1 | SWI3 |

$|m| m+1|m+2| m+3|m+4| m+5|m+6| m+7|\quad| n|n+1| n+2|n+3| n+4|n+5| n+6|n+7| n+8|n+9| n+10 \mid$


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volis, unless otherwise noted.


NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.

Sync Acknowledge is indicated while the MPU is waiting for external synchronization on an interrupt line.

Halt/Acknowledge is indicated when the MC6809E is in a Halt condition.

## NON MASKABLE (NTERRUPT (NMI)*

A negative transition on this input requests that a nonmaskable interrupt sequence be generated. A non-maskable interrupt cannot be inhibited by the program, and also has a higher priority than $\overline{\mathrm{FIRQ}}, \overline{\mathrm{RO}}$ or software interrupts. During recognition of an $\overline{\mathrm{NMI}}$, the entire machine state is saved on the hardware stack. After reset, an $\overline{\mathrm{NMI}}$ will not be recognized until the first program load of the Hardware Stack Pointer (S). The pulse width of $\overline{N M}$ low must be at least one E cycle. If the $\overline{\mathrm{NMI}}$ input does not meet the minimum set up with respect to Q , the interrupt will not be recognized until the next cycle. See Figure 9.

## FAST-INTERRUPT REQUEST ( $\overline{\mathrm{FIRQ}}$ )*

A low level on this input pin will initiate a fast interrupt sequence, provided its mask bit (F) in the CC is clear. This sequence has priority over the standard Interrupt Request ( $\overline{\mathrm{RQ}}$ ), and is fast in the sense that it stacks only the contents of the condition code register and the program counter. The interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 10.

## INTERRUPT REQUEST ( $\overline{\mathrm{RQ}}$ )*

A low level input on this pin will initiate an Interrupt Request sequence provided the mask bit (I) in the CC is clear. Since $\overline{\mathrm{IRO}}$ stacks the entire machine state it provides a slower response to interrupts than $\overline{\mathrm{FIRQ}} . \overline{\mathrm{RO}}$ also has a lower priority than FIRO. Again, the interrupt service routine should clear the source of the interrupt before doing an RTI. See Figure 9.

## CLOCK INPUTS E, O

$E$ and Q are the clock signals required by the MC6809E. Q must lead E ; that is, a transition on Q must be followed by a similar transition on E after a minimum delay. Addresses will be valid from the MPU, tAD after the falling edge of $E$, and data will be latched from the bus by the falling edge of $E$. While the Q input is fully TTL compatible, the E input directly drives internal MOS circuitry and, thus, requires a high level above normal TTL levels. This approach minimizes clock skew inherent with an internal buffer. Timing and waveforms for $E$ and $Q$ are shown in Figure 2 while Figure 11 shows a simple clock generator for the MC6809E.

## BUSY

Busy will be high for the read and modify cycles of a read-modify-write instruction and during the access of the first byte of a double-byte operation (e.g., LDX, STD, ADDD). Busy is also high during the first byte of any indirect or other vector fetch (e.g., jump extended, SWI indirect etc.).

In a multi-processor system, busy indicates the need to
defer the rearbitration of the next bus cycle to insure the integrity of the above operations. This difference provides the indivisible memory access required for a "test-and-set" primitive, using any one of several read-modify-write instructions.

Busy does not become active during PSH or PUL operations. A typical read-modify-write instruction (ASL) is shown in Figure 12. Timing information is given in Figure 13. Busy is valid $t C D$ after the rising edge of $Q$.

## AVMA

AVMA is the Advanced VMA signal and indicates that the MPU will use the bus in the following bus cycle. The predictive nature of the AVMA signal allows efficient shared-bus multiprocessor systems. AVMA is LOW when the MPU is in either a HALT or SYNC state. AVMA is valid tCD after the rising edge of $O$.

## LIC

LIC (Last Instruction Cycle) is HIGH during the last cycle of every instruction, and its transition from HIGH to LOW will indicate that the first byte of an opcode will be latched at the end of the present bus cycle. LIC will be HIGH when the MPU is Halted at the end of an instruction, (i.e., not in CWAI or RESET) in SYNC state or while stacking during interrupts. LIC is valid tCD after the rising edge of $Q$.

## TSC

TSC (Three-State Control) will cause MOS address, data, and $R / \bar{W}$ buffers to assume a high-impedance state. The control signals (BA, BS, BUSY, AVMA and LIC) will not go to the high-impedance state. TSC is intended to allow a single bus to be shared with other bus masters (processors or DMA controilers).

While E is low, TSC controls the address buffers and R/W directly. The data bus buffers during a write operation are in a high-impedance state until $Q$ rises at which time, if TSC is true, they will remain in a high-impedance state. If TSC is held beyond the rising edge of $E$, then it will be internally latched, keeping the bus drivers in a high-impedance state for the remainder of the bus cycle. See Figure 14.

## MPU OPERATION

During normal operation, the MPU fetches an instruction from memory and then executes the requested function. This sequence begins after RESET and is repeated indefinitely unless altered by a special instruction or hardware occurrence. Software instructions that alter normal MPU operation are: SWI, SWI2, SWI3, CWAI, RTI and SYNC. An interrupt or HALT input can also alter the normal execution of instructions. Figure 15 is the flow chart for the MC6809E.

[^0]
## FIGURE 9 - $\overline{\text { RO AND ANTI INTERRUPT TIMING }}$



*E clock shown for reference only.
NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted


FIGURE 12 - READ-MODIFY-WRITE INSTRUCTION EXAMPLE (ASL EXTENDED INDIRECT)

Memory
Location


Memory
Contents


ASL Indexed Opcode
Extended Indirect Postbyte Indirect Address Hi-Byte Indirect Address Lo-Byte Next Main Instruction

Contents Description

Effective Address Hi-Byte
Effective Address Lo-Byie

Target Data

FIGURE 15 - FLOWCHART FOR MC6B09E INSTRUCTIONS


## ADDRESSING MODES

The basic instructions of any computer are greatly enhanced by the presence of powerful addressing modes. The MC6809E has the most complete set of addressing modes available on any microcomputer today. For example, the MC6809E has 59 basic instructions; however, it recognizes 1464 different variations of instructions and addressing modes. The addressing modes support modern programming techniques. The following addressing modes are available on the MC6809E:

Inherent (Includes Accumulator)
Immediate
Extended
Extended Indirect
Direct
Register
Indexed
Zero-Offset
Constant Offset
Accumulator Offset
Auto Increment/Decrement
Indexed Indirect
Relative
Short/Long Relative Branching
Program Counter Relative Addressing

## INHERENT (INCLUDES ACCUMULATOR)

In this addressing mode, the opcode of the instruction contains all the address information necessary. Examples of Inherent Addressing are: ABX, DAA, SWI, ASRA, and CLRB.

## IMMEDIATE ADDRESSING

In Immediate Addressing, the effective address of the data is the location immediately following the opcode (i.e., the data to be used in the instruction immediately follows the opcode of the instruction). The MC6809E uses both 8 and 16 -bit immediate values depending on the size of argument specified by the opcode. Examples of instructions with Immediate Addressing are:

LDA \#\$20
LDX \#\$FOOO
LDY \#CAT
NOTE: \# signifies Immediate addressing, \$ signifies hexadecimal value to the MC6809 assembler.

## EXTENDED ADDRESSING

In Extended Addressing, the contents of the two bytes immediately following the opcode fully specify the 16 -bit effective address used by the instruction. Note that the address generated by an extended instruction defines an absolute address and is not position independent. Examples of Extended Addressing include:

LDA CAT
STX MOUSE
LDD \$2000

## EXTENDED INDIRECT

As a special case of indexed addressing (discussed below), one level of indirection may be added to Extended Addressing. In Extended Indirect, the two bytes following the postbyte of an Indexed instruction contain the address of the data.

```
LDA [CAT]
LDX [$FFFE]
STU [DOG]
```


## DIRECT ADDRESSING

Direct addressing is similar to extended addressing except that only one byte of address follows the opcode. This byte specifies the lower 8 bits of the address to be used. The upper 8 bits of the address are supplied by the direct page register. Since only one byte of address is required in direct addressing, this mode requires less memory and executes faster than extended addressing. Of course, only 256 locations (one page) can be accessed without redefining the contents of the DP register. Since the DP register is set to $\$ 00$ on Reset, direct addressing on the M C6809E is upward compatible with direct addressing on the M6800. Indirection is not allowed in direct addressing. Some examples of direct addressing are:

$$
\begin{array}{ll}
\text { LDA } & \text { where } D P=\$ 00 \\
\operatorname{LDB} & \text { where } D P=\$ 10 \\
\text { LDD } & <C A T
\end{array}
$$

NOTE: < is an assembler directive which forces direct addressing

## REGISTER ADDRESSING

Some opcodes are followed by a byte that defines a register or set of registers to be used by the instruction. This is called a postbyte. Some examples of register addressing are:

| TFR | $X, Y$ | Transfers $X$ into $Y$ |
| :--- | :--- | :--- |
| EXG | A, B | Exchanges $A$ with $B$ |
| PSHS | A, B, X, YPush $Y, X, B$ and $A$ onto $S$ <br> stack |  |
| PULU | $X, Y, D$ | Pull D, X, and $Y$ from $U$ stack |

## INDEXED ADDRESSING

In all indexed addressing, one of the pointer registers ( $X$, $Y, U, S$, and sometimes $P C$ ) is used in a caiculation of the effective address of the operand to be used by the instruction. Five basic types of indexing are available and are discussed below. The postbyte of an indexed instruction specifies the basic type and variation of the addressing mode as well as the pointer register to be used. Figure 16 lists the legal formats for the postbyte. Table 2 gives the assembler form and the number of cycles and bytes added to the basic values for indexed addressing for each variation.

MOTOFOLA Semiconductor Products Inc.

## FIGURE 16 - INDEXED ADORESSING POSTBYTE

 REGISTER BIT ASSIGNMENTS| Post-Byte Fegister Bit |  |  |  |  |  |  |  | $\begin{aligned} & \text { Indexed } \\ & \text { Addressing } \\ & \text { ivode } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0 | R | R | d | d | d | d | d | $E A=, R+5$ Bit Offset |
| 1 | R | R | 0 | 0 | 0 | 0 | 0 | R + |
| 1 | R | R | i | 0 | 0 | 0 | 1 | , R + - |
| 1 | R | R | 0 | 0 | 0 | 1 | 0 | , -R |
| 1 | R | R | 1 | 0 | 0 | 1 | 1 | , - - R |
| 1 | R | R | 1 | 0 | 1 | 0 | 0 | $E A=, R+0$ Offset |
| 1 | R | R | 1 | 0 | 1 | 0 | 1 | $E A=, R+A C C B$ Offset |
| 1 | R | $R$ | 1 | 0 | 1 | 1 | 0 | $E A=, A+A C C A$ Offset |
| 1 | $R$ | R | 1 | 1 | 0 | 0 | 0 | $E A=, R+8$ Bit Offset |
| 1 | R | R | 1 | 1 | 0 | 0 | 1 | $E A=, R+16 \mathrm{Bit}$ Offset |
| 1 | R | R | 1 | 1 | 0 | 1 | 1 | $E A=, R+D$ Offset |
| 1 | x | $x$ | 1 | 1 | 1 | 0 | 0 | $E A=, P C+8$ Bit Offset |
| 1 | $\times$ | X | 1 | 1 | 1 | 0 | 1 | $E A=, P C+16$ Bit Offset |
| 1 | R | R | I | 1 | 1 | 1 | 1 | $\mathrm{EA}=$ [,Address $]$ |
|  |  | R | $2$ | $=$ | $=$ | Sine | mos | _Addressing Mode Field <br> Indirect Field (Sign bit when $b_{7}=01$ |

Register Fied: RR
$00=X$
$01=Y$
$10=U$
$11=S$
$x=$ Don't Care
$d=$ Offset Bit
$0=$ Not Indirect
$1=$ Indirect

Zero-Offser Indexed - in this mode, the selected pointer register contains the effective address of the data to be used by the instruction. This is the fastest indexing mode.

Examples are:

| LDD | $0, x$ |
| :--- | :--- |
| LDA | ,$s$ |

Constant Offset indered - In this mode, a two's-complement offset and the contents of one of the pointer registers are added to form the effective address of the operand. The pointer register's initial content is unchanged by the addition.

```
Three sizes of offsets are available:
5 -bit ( - 16 to + 15)
8-bit ( - 128 to +127)
16-bit (-32768 to +32767)
```

The two's complement 5 -bit offset is included in the postbyte and, therefore, is most efficient in use of bytes and cycles. The two's complement 8 -bit offset is contained in a single byte following the postbyte. The two's complement 16 -bit offset is in the two bytes following the postbyte. In most cases the programmer need not be concerned with the size of this offset since the assembler will select the optimal size automatically.

Examples of constant-offset ndexing are:
LDA $23, x$
LDX $-2, S$
LDY 300,X
LDU CAT,Y

TABLE 2 - INDEXED ADDRESSING MODE

| Type | Forms | Non Indirect |  |  |  | Indirect |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Assembler Form | Postbyte OP Code | $+$ | $\begin{aligned} & + \\ & \# \end{aligned}$ | Assembier Form | Postbyte OP Code | $+$ | $\begin{aligned} & + \\ & \# \end{aligned}$ |
| Constant Offset From R (2's Complement Offsets) | No Offset | R | 1RR00100 | 0 | 0 | [, R] | 1RR10100 | 3 | 0 |
|  | 5 Bit Offset | $n, R$ | ORRnnnnn | 1 | 0 | detaults to 8-bit |  |  |  |
|  | 8 Bit Offset | $n, R$ | 1RR01000 | 1 | 1 | [ $\mathrm{n}, \mathrm{R}$ ] | 1RR11000 | 4 | 1 |
|  | 16 Bit Offset | $n, R$ | 1RR01001 | 4 | 2 | [ $\mathrm{n}, \mathrm{R}$ ] | iRP11001 | 7 | 2 |
| Accumulator Offset From R (2's Complement Offsets) | A Register Offset | A, R | 1RR00110 | 1 | 0 | [A, R] | 1RR10110 | 4 | 0 |
|  | B Register Offset | B, R | 1RR00101 | 1 | 0 | $[B, R]$ | 1 RR10101 | 4 | 0 |
|  | D Register Offset | D, R | 1 RR01011 | 4 | 0 | [D, R] | 1RR11011 | 7 | 0 |
| Auto Increment/Decrement R | Increment By 1 | , $\mathrm{R}+$ | 1 RR00000 | 2 | 0 | not allowed |  |  |  |
|  | Increment By 2 | , $\mathrm{P}+\mathrm{+}$ | 1RR00001 | 3 | 0 | $[, R++]$ | 1RR10001 | 6 | 0 |
|  | Decrement By 1 | ,-R | 1 RR00010 | 2 | 0 | not allowed |  |  |  |
|  | Decrement By 2 | , - R | 1RR00011 | 3 | 0 | $[,-\mathrm{R}]$ | 1RR10011 | 6 | 0 |
| Constant Offset From PC(Z's Complement Offsets) | 8 Bit Offset | n, PCR | $1 \times \times 01100$ | 1 | 1 | [ $\mathrm{n}, \mathrm{PCR}$ ] | $1 \times \times 11100$ | 4 | 1 |
|  | 16 Bit Offset | n, PCR | $1 \times \times 01101$ | 5 | 2 | [ $n, P C R$ ] | $1 \times \times 11101$ | 8 | 2 |
| Extended Indirect | 16 Bit Address | - | - | - | - | n] | 10011111 | 5 | 2 |
| $R=X, Y, U$ or $S$ $R R:$ <br> $X=$ Don't Care $00=X$ <br>  $01=Y$ <br>  $10=U$ <br>  $11=S$ |  |  |  |  |  |  |  |  |  |

${ }_{\sim}{ }^{+}$and ${ }_{\#}^{+}$indicate the number of additional cycles and bytes for the particular variation.

Accumulator-Offset Indexed - This mode is similar to constant offset indexed except that the two's-complement value in one of the accumulators ( $\mathrm{A}, \mathrm{B}$ or D ) and the contents of one of the pointer registers are added to form the effective address of the operand. The contents of both the accumulator and the pointer register are unchanged by the addition. The postbyte specifies which accumulator to use as an offset and no additional bytes are required. The advantage of an accumulator offset is that the value of the offset can be calculated by a program at run-time.

Some examples are:

| LDA | $B, Y$ |
| :--- | :--- |
| LDX | $D_{1} Y$ |
| LEAX | $B, X$ |

Auto Increment/Decrement Indexed - In the auto increment addressing mode, the pointer register contains the address of the operand. Then, after the pointer register is used it is incremented by one or two. This addressing mode is useful in stepping through tables, moving data, or for the creation of software stacks. In auto decrement, the pointer register is decremented prior to use as the address of the data. The use of auto decrement is similar to that of auto increment; but the tables, etc., are scanned from the high to low addresses. The size of the increment/decrement can be either one or two to allow for tables of either 8 - or 16 -bit data to be accessed and is selectable by the programmer. The pre-decrement, post-increment nature of these modes allow them to be used to create additional software stacks that behave identically to the $U$ and $S$ stacks.

Some examples of the aisto increment/decrement addressing modes are:

| LDA | ,$X+$ |
| :--- | :--- |
| STD | ,$Y++$ |
| LDB | $-Y$ |
| LDX | ,$--S$ |

Care should be taken in performing operations on 16 -bit pointer registers ( $X, Y, U, S$ ) where the same register is used to calculate the effective address.

Consider the following instruction:

$$
\text { STX } 0, X++(X \text { initialized to } 0)
$$

The desired result is to store a 0 in locations $\$ 0000$ and $\$ 0001$ then increment $X$ to point to $\$ 0002$. In reality, the following occurs:

$$
\begin{array}{ll}
0 \rightarrow \text { temp } & \text { calculate the EA; temp is a holding register } \\
X+2 \rightarrow X & \text { perform autoincrement } \\
X \rightarrow \text { (temp) } & \text { do store operation }
\end{array}
$$

## INDEXED INDIRECT

All of the indexing modes with the exception of auto increment/decrement by one, or a $\pm 5$-bit offset may have an additional level of indirection specified. In indirect addressing, the effective address is contained at the location specified by the contents of the Index Register plus any offset. In the example below, the A accumulator is loaded indirectly using an effective address calculated from the Index Register and an offset.

$$
\begin{aligned}
& \text { Before Execution } \\
& A=X X \text { (don't } \\
& \text { care) } \\
& X=\$ F 000
\end{aligned}
$$

| $\$ 0100$ | LDA $[\$ 10, X]$ | EA is now $\$ F 010$ |
| :--- | :--- | :--- |
| $\$ F 010$ | $\$ F 1$ | \$F150 is now the |
| $\$ F 011$ | $\$ 50$ | new EA |
| $\$ F 150$ | $\$ A A$ |  |
|  |  |  |
|  | After Execution |  |
|  | A $=\$ A A$ (Actual Data Loaded) |  |
|  | $X=\$ F 000$ |  |

All modes of indexed indirect are included except those which are meaningless le.g., auto increment/decrement by 1 indirect). Some examples of indexed indirect are:

| $\operatorname{LDA}$ | $[, X]$ |
| :--- | :--- |
| LDD | $[10, S]$ |
| $\operatorname{LDA}$ | $[B, Y]$ |
| $\operatorname{LDD}$ | $[, X++]$ |

## RELATIVE ADDRESSING

The byte(s) following the branch opcode is (are) treated as a signed offset which may be added to the program counter. If the branch condition is true then the calculated address (PC + signed offset) is loaded into the program counter. Program execution continues at the new location as indicated by the PC; short (1 byte offset) and long (2 bytes offset) relative addressing modes are available. All of memory can be reached in long relative addressing as an effective address interpreted modulo 216. Some examples of relative addressing are:

|  | BEQ | CAT | (short) |
| :--- | :--- | :--- | :--- |
|  | BGT | DOG | (short) |
| CAT | LBEQ | RAT | (long) |
| DOG | LBGT | RABBIT | (long) |
|  | $\vdots$ |  |  |
|  | $\vdots$ |  |  |
| RAT | NOP |  |  |
| RABBIT | NOP |  |  |

## PROGRAM COUNTER RELATIVE

The PC can be used as the pointer register with 8 or 16 -bit signed offsets. As in relative addressing, the offset is added to the current PC to create the effective address. The effective address is then used as the address of the operand or data. Program Counter Relative Addressing is used for writing position independent programs. Tables related to a particular routine will maintain the same relationship after the routine is moved, if referenced relative to the Program Counter. Examples are:

```
LDA CAT, PCR
LEAX TABLE, PCR
```

Since program counter relative is a type of indexing, an additional level of indirection is available.

```
LDA [CAT, PCR]
LDU [DOG,PCR]
```


## MC6809E INSTRUCTION SET

The instruction set of the MC6809E is similar to that of the MC6800 and is upward compatible at the source code level. The number of opcodes has been reduced from 72 to 59 , but because of the expanded architecture and additional addressing modes, the number of available opcodes (with different addressing modes) has risen from 197 to 1464.

Some of the new instructions are described in detai below:

## PSHU/PSHS

The push instructions have the capability of pushing onto either the hardware stack ( $S$ ) or user stack (U) any single register, or set of registers with a single instruction.

## PULU/PULS

The pull instructions have the same capability of the push instruction, in reverse order. The byte immediately following the push or pull opcode determines which register or registers are to be pushed or pulled. The actual PUSH/PULL sequence is fixed; each bit defines a unique register to push or pull, as shown below.


## TFR/EXG

Within the MC6809E, any register may be transferred to or exchanged with another of like-size; i.e., 8 -bit to 8 -bit or 16 -bit to 16 -bit. Bits $4-7$ of postbyte define the source register, while bits $0-3$ represent the destination register. These are denoted as follows:

TAANSFER/EXCHANGE POST BYTE
[ SOURCE DESTNATION]

| REGISTER FIELD |  |
| :--- | :--- |
| $0000-D(A B)$ | $1000=A$ |
| $0001-X$ | $1001-B$ |
| $0010-Y$ | $1010-C C R$ |
| $0011=U$ | $101:-D P R$ |
| $0100-S$ |  |
| $0101-P C$ |  |

NOTE: All other combinations are undefined and INVALID.

## LEAX/LEAY/LEAU/LEAS

The LEA (Load Effective Address) works by calculating the effective address used in an indexeo instruction and stores that address value, rather than the data at that address, in a pointer register. This makes all the features of the internal addressing hardware available to the programmer. Some of the implications of this instruction are illustrated in Table 3

The LEA instruction also allows the user to access data and tables in a position independent manner. For example:

| LEAX | MSG1, PCR |
| :--- | :--- |
| LBSR | PDATA (Print message routine) |
| - |  |
| FCC | MESSAGE' |

This sampie program prints: 'NESSAGE'. By writirg MSG1, PCR, the essemble: oomplites the cistarce between the present address and MSG1. This resuit is placed as a constant into the LEAX instruction which will be indexed from the PC value at the time of execution. No matter where the code is located, when it is executed, the computed offset from the PC will put the absolute address of MSG1 into the $X$ pointer register. This code is totally position independent.

The LEA instructions are very powerful and use an internal holding register (temp). Care must be exercised when using the LEA instructions with the autoincrement and autodecrement addressing modes due to the sequence of internal operations. The LEA internal sequence is outlined as follows: LEAa,$b+\quad$ lany of the 16 -bit pointer registers $X, Y, U$ or $S$ may be substituted for a and b.)

1. $b \rightarrow$ temp (calculate the EA)
2. $b+1 \rightarrow b \quad$ (modify $b$, postincrement)
3. temp $\rightarrow a \quad$ (load a)

LEAa, - b

1. $b-1 \rightarrow$ temp (calculate $E A$ with predecrement)
2. $b-1-b \quad$ (modify $b$, predecrement)
3. temp $\rightarrow$ a (load a)

TABLE 3 - LEA EXAMPLES

| Instruction | Operation | Comment |
| :---: | :---: | :---: |
| LEAX 10, X | $x+10 \rightarrow x$ | Adds 5-bit constant 10 to $X$ |
| LEAX 500, X | $X+500-X$ | Adds 16 -bit constant 500 to $X$ |
| LEAY A, Y | $Y+A-Y$ | Adds 8-bit A accumu'ator to $Y$ |
| LEAY D, Y | $Y+D-Y$ | Adds 16-bit D acoum - =:or: |
| LEAU - 10, U | $U-10-U$ | Subtracs 12 from |
| LEAS - 10. S | $s-10-s$ | Used to reserve area on siack |
| LEAS 10, S | $s+10-s$ | Used to 'clean $\lrcorner \mathrm{p}$ ' stack |
| LEAX 5, S | $S+5 \rightarrow X$ | Transfers as well as adds |

Autoincrement-by-two and autodecrement-by-two instructions work similarly. Note that LEAX,$X+$ does not change $X$, however LEAX, $-X$ does decrement $X$. LEAX $1, X$ should be used to increment $X$ by one.

## MUL

Multiplies the unsigned binary numbers in the $A$ and $B$ accumulator and places the unsigned result into the 16 -bit D accumulator. This unsigned multiply also allows multipleprecision multiplications.

## Long And Short Relative Branches

The MC6809E has the capability of program counter relative branching throughout the entire memory map. In this mode, if the branch is to be taken, the 8 or 16 -bit signed offset is added to the value of the program counter to be used as the effective address. This allows the program to branch anywhere in the 64K memory map. Position independent code can be easily generated through the use of relative branching. Both short (8-bit) and long (16-bit) branches are available.

## SYNC

After encountering a Sync instruction, the MPU enters a Sync state, stops processing instructions and waits for an interrupt. If the pending interrupt is non-maskable (NMI) or maskable (FIRQ, IRQ) with its mask bit (F or I) clear, the processor will clear the Sync state and perform the normal interrupt stacking and service routine. Since FIRQ and IRO are not edge-triggered, a low |evel with a minimum duration of -hree bus cyces is required to assure that the interrupt will be taken. If the pending interrupt is maskable (FIRQ, IRO) with its mask bit (F or I) set, the processor will clear the Sync state and continue processing by executing the next inline instruction. Figure 17 depicts Sync timing.

## Software Interrupts

A Software Interrupt is an instruction which will cause an interrupt, and its associated vector fetch. These Software Interrupts are useful in operating system calls, software debugging, trace operations, memory mapping, and software development systems. Three levels of SWI are available on this MC6809E, and are prioritized in the following order: SWI, SWI2, SWI3.

## 16-Bit Operation

The MC6809E has the capability of processing 16 -bit data. These instructions include loads, stores, compares, adds, subtracts, transfers, exchanges, pushes and pulls.

## CYCLE-BY-CYCLE OPERATION

The address bus cycle-by-cycle performance chart illustrates the memory-access sequence corresponding to each possible instruction and addressing mode in the MC6809E. Each instruction begins with an opcode fetch. While that opcode is being internally decoded, the next program byte is always fetched. (Most instructions will use the next byte, so this technique considerably speeds throughput.) Next, the operation of each opcode will follow the flow chart. $\overline{\mathrm{VMA}}$ is an indication of FFFF 16 on the ad-
dress bus, $R / \bar{W}=1$ and $B S=0$. The following examples illustrate the use of the chart; see Figure 18.

Example 1: LBSR (Branch Taken)
Before Execution SP $=\mathrm{FO} 00$

|  |  | - |  |
| :---: | :---: | :---: | :---: |
|  |  | - |  |
|  |  | - |  |
| \$8000 |  | LBSR | CAT |
|  |  | ${ }^{-1}$ |  |
|  |  | 0 |  |
|  |  | - |  |
| \$A000 | CAT | - |  |
|  | CYCLE-BY-CYCLE FLOW |  |  |
| Cycle \# | Address | Data | R/W Description |
| 1 | 8000 | 17 | 1 Opcode Fetch |
| 2 | 8001 | 20 | 1 Offset High Byte |
| 3 | 8002 | 00 | 1 Offset Low Byte |
| 4 | FFFF | - | 1 VMA Cycle |
| 5 | FFFF | * | 1 VMA Cycle |
| 6 | A000 | * | 1 Computed Branch Address |
| 7 | FFFF | * | 1 VMA Cycle |
| 8 | EFFF | 80 | 0 Stack High Order Byte of |
|  |  |  | Return Address |
| 9 | EFFE | 03 | 0 Stack Low Order Byte of |
|  |  |  | Return Address |

Example 2: DEC (Extended)

| \$8000 | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{FCB} \end{aligned}$ |  | \$A000 |
| :---: | :---: | :---: | :---: |
| \$A000 |  |  | \$80 |
| CYCLE-BY-CYCLE FLOW |  |  |  |
| Cycle \# | Address | Data | 月/W Description |
| 1 | 8000 | 7A | 1 Opcode Fetch |
| 2 | 8001 | AO | 1 Operand Address, High Byte |
| 3 | 8002 | 00 | 1 Operand Address, Low Byte |
| 4 | FFFF | * | 1 VMA Cycle |
| 5 | A000 | 80 | 1 Read the Data |
| 6 | FFFF | * | 1 VMA Cycle |
| 7 | FFFF | 7F | 0 Store the Decremented Data |

*The data bus has the data at that particular address.

## MC6809E INSTRUCTION SET TABLES

The instructions of the MC6809E have been broken down into five different categories. They are as follows:

8-Bit operation (Table 4)
16-Bit operation (Table 5)
Index register/stack pointer instructions (Table 6)
Relative branches (long or short) (Table 7)
Miscellaneous instructions (Table 8)
Hexadecimal values for the instructions are given in Table 9.

## PROGRAMMING AID

Figure 18 contains a compilation of data that will assist you in programming the MC6809E.


Notes: 1. If the associated mask bit is set when the interrupt is requested, LIC will go low and this cycle will be an instruciion tetch from address location $\mathrm{PC}+1$. However, if the interrupt is accepted ( $\overline{\mathrm{NMII}}$ or an unmasked $\overline{\mathrm{FIRO}}$ or $\overline{\mathrm{RQ}}$ ) LIC will remain high and interrupt processing will start with this cycle as (m) on Figures 9 and 10 (Interrupt Timing).
2. If mask bits are clear, $\overline{\mathrm{RO}}$ and $\overline{\mathrm{FIRO}}$ must be held low for three cycles to guarantee that interrupt will be taken, although only one cycle is necessary to bring the processor out of SYNC.
NOII: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted.



FIGURE 19(a) - OPERATIONS: ADDRESS BUS CYCLE-BY-CYCLE PERFORMANCE


NOTES:

1. Stack (W) refers to the following sequence: $S P-S P-1$, then $A D D R-S P$ with $R / \bar{W}=0$

Stack $(R)$ refers to the following sequence: $A D D R-S P$ with $R / \bar{W}=1$, then $S P-S P+1$.
PSHU, PUIU instructions use the user stack pointer (i.e., SP $=$ U) and PSHS, PULS use the hardware stack pointer (i.e., $S P=$ S).
2. Vector refers to the address of an interrupt or reset vector (see Table 1)
3. The number of stack accesses will vary according to the number of bytes saved
4. $\overline{\mathrm{VMA}}$ cycles will occur until an interrupt occurs.


## FIGURE 19(b) - OPERATIONS: ADDRESS BUS CYCLE-BY-CYCLE PERFORMANCE



## NOTES.

. Stack $(W)$ refers to the following sequence: $S P-S P-1$, then $A D D R-S P$ with $R / \bar{W}=0$
Stack (R) refers to the following sequence; $A D D R-S P$ with $R / \bar{W}=1$, then $S P-S P+1$.
PSHU, PULU instructions use the user stack pointer (i.e., $\mathrm{SP}=\mathrm{U}$ ) and PSHS, PULS use the hardware stack pointer (i.e., $\mathrm{SP}=\mathrm{S}$ )
2. Vector refers to the address of an interrupt or reset vector (see Table 1).
3. The number of stack accesses will vary according to the number of bytes saved

4 VMA cycles will occur until an interrupt occurs.

TABLE $4-8$－BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

| Mnemonic（s） | Operation |
| :---: | :---: |
| ADCA，ADCB | Add memory to accumulator with carry |
| ADDA，ADDB | Add memory to accumulator |
| ANDA，ANDB | And memory with accumulator |
| ASL，ASLA，ASLB | Arithmetic shift of accumulator or－emar．eft |
| ASR，ASRA，ASRB | Arithmetic shift of accumulate＊－－＝－－．－gr－ |
| BITA，BITB | Bit test memory with accum－ق：こ－ |
| CLR，CLRA，CLRB | Clear accumulator or mer＝゙．ここここご |
| CMPA，CMPB |  |
| COM，COMA，COMB |  |
| DAA |  |
| DEC，DECA，DECB |  |
| EORA，EORB | Exclusiveごージご，wth accumulator |
| EXG R1，R2 | Excharge $\left.\mathrm{F}^{-} \because \because=2, \mathrm{~F}^{1}, \mathrm{R} 2=A, B, C C, D P\right)$ |
| INC，INCA，INCB |  |
| LDA，LDB | Loas acoum－ãar －om memory |
| LSL，LSLA，LSLB |  |
| LSR，LSRA，LSRB |  |
| ML |  |
| NEG，NEへ4 ，\EG3 | Vagate accenaior or memory |
| ORA，ORE | C－merav with accumulator |
| ROL，ROLA，ROLS | Rotase accumulator or memory left |
| ROR，RORA，RORB | Rotate accumulator or memory right |
| SBCA，SBCB | Subtract memory from accumulator with borrow |
| STA，STB | Store accumulator to memory |
| SUBA，SUBB | Subtract memory from accumulator |
| TST，TSTA，TSTB | Test accumulator or memory location |
| TFR R1，R2 | Transfer R1 to R2（R1，R2 $=A, B, C C, D P$ ） |

NOTE：A，B，CC or DP may be pushed to（pulled from）either stack with PSHS，PSHU（PULS， PULU）instructions．

TABLE 5 －16－BIT ACCUMULATOR AND MEMORY INSTRUCTIONS

| Mnemonic（s） | Operation |
| :--- | :--- |
| ADDD | Add memory to $D$ accumulator |
| CMPD | Compare memory from $D$ accumulator |
| EXG D，R | Exchange $D$ with $X, Y, S, U$ or $P C$ |
| LDD | Load $D$ accumulator from memory |
| SEX | Sign Extend $B$ accumulator into $A$ accumulator - |
| STD | Store $D$ accumulator to memory |
| SUBD | Subtract memory from $D$ accumulator |
| TFR D，R | Transfer $D$ to $X, Y, S, U$ or $P C$ |
| TFR R，D | Transfer $X, Y, S, U$ or $P C$ to $D$ |

NOTE：D may be pushed（pulled）to either stack with PSHS，PSHU（PULS， PULU）instructions．

TABLE 6 - INDEX REGISTER/STACK POINTER INSTRUCTIONS

| Instruction | Description |
| :--- | :--- |
| CMPS, CMPU | Compare memory from stack pointer |
| CMPX, CMPY | Compare memory from index register |
| EXG R1, R2 | Exchange $D, X, Y, S, U$ or PC with $D, X, Y, S, U$ or PC |
| LEAS, LEAU | Load effective address into stack pointer |
| LEAX, LEAY | Load effective address into index register |
| LDS, LDU | Load stack pointer from memory |
| LDX, LDY | Load index register from memory |
| PSHS | Push $A, B, C C, D P, D, X, Y, U$, or PC onto hardware stack |
| PSHU | Push $A, B, C C, D P, D, X, Y, S$, or PC onto user stack |
| PULS | Pull $A, B, C C, D P, D, X, Y, U$ or PC from hardware stack |
| PULU | Pull A, B, CC, DP, $D, X, Y, S$ or PC from hardware stack |
| STS, STU | Store stack pointer to memory |
| STX, STY | Store index register to memory |
| TFR R1, R2 | Transfer $D, X, Y, S, U$ or PC to $D, X, Y, S, U$ or PC |
| ABX | Add B accumulator to $X$ lunsigned) |

TABLE 7 - BRANCH INSTRUCTIONS

| Instruction | Description |
| :---: | :---: |
| SIMPLE BRANCHES |  |
| BEQ, LBEO | Branch if equal |
| BNE, LBNE | Branch if not equal |
| BMI, LBMI | Branch if minus |
| BPL, LBPL | Branch if plus |
| BCS, LBCS | Branch if carry set. |
| BCC, LBCC | Branch if carry clear |
| BVS, LBVS | Branch it overflow set |
| BVC, LBVC | Branch it overflow clear |
| SIGNED BRANCHES |  |
| BGT, LBGT | Branch if greater (signed) |
| BVS, LBVS | Branch if invalid 2's complement result |
| BGE, LBGE | Branch if greater than or equal (signed) |
| BEC, LBEQ | Branch it equal |
| BNE, LBNE | Branch if not equal |
| BLE, LBLE | Branch if less than or equal (signed) |
| BVC, L8VC | Branch if valid 2's complement result |
| BLT, LBLT | Branch if less than (signed) |
| UNSIGNED BRANCHES |  |
| BHI, LBHI | Branch it higher (unsigned) |
| BCC, LBCC | Branch if higher or same (unsigned) |
| BHS, LBHS | Branch if higher or same (unsigned) |
| BEO, LBEO | Branch it equal |
| BNE, LBNE | Branch if not equal |
| BLS, LBLS | Branch if lower or same (unsigned) |
| BCS, LBCS | Branch if lower (unsigned) |
| BLO, LBLO | Branch if lower (unsigned) |
| OTHER BRANCHES |  |
| BSR, LBSR | Branch to subroutine |
| BRA, LBRA | Branch always |
| BRN, LBRN | Branch never |

TABLE 8 - MISCELLANEOUS INSTRUCTIONS

| Instruction | Description |
| :--- | :--- |
| ANDCC | AND condition code register |
| CWAI | AND condition code regIster, then wait for interrupt |
| NOP | No operation |
| ORCC | OR condition code register |
| JMP | Jump |
| JSR | Jump to subroutine |
| RTI | Return from interrupt |
| RTS | Return from subroutine |
| SWI, SWI2, SWI3 | Software interrupt labsolute indirect) |
| SYNC | Synchronize with interrupt line |

TABLE 9 －HEXADECIMALVA＿－ESここそーこーいミ：ここミ

| OP | Minem | Miode | $\sim$ | \＃ | OP | Mnem | Mose | － | $=$ | $\because=$ | $\because-$ | いここう | $\sim$ | \＃ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | NEG | Direct | 6 | 2 | 30 | LEAX | －cex＝ | －－ | － | $\vdots$ | 三－ | －こうここ | こ－ | $2+$ |
| 01 | ＊ | 命 |  |  | 31 | LEAY | 4 | －－ | － | $\vdots$ | － | A |  |  |
| 02 | ＊ |  |  |  | 32 | LEAS | $\checkmark$ | －－ | － | 三－ | － |  |  |  |
| 03 | COM |  | 6 | 2 | 33 | LEAU | Indexed | $\stackrel{-}{-}$ | － | $\vdots$ |  |  | 6 | $2+$ |
| 04 | LSR |  | 6 | 2 | 34 | PSHS | Inherent | $5-$ | － | シ－ | $\ldots=$ |  | $6+$ | $2+$ |
| 05 | － |  |  |  | 35 | PULS | 受 | $5+$ | 2 | こう |  |  |  |  |
| 06 | ROR |  | 6 | 2 | 36 | PSHU |  | $5+$ | 2 | ここ | $\because=$ |  | 6＋ | $2+$ |
| 07 | ASR |  | 8 | 2 | 37 | PULU |  | $5+$ | 2 | $\hat{\sigma}^{-}$ | こここ |  | ล－ | $2+$ |
| 08 | ASL，LSL |  | 6 | 2 | 38 | ＊ |  |  |  | 68 | －ミ＿－－ |  | シー | $2+$ |
| 09 | ROL |  | 6 | 2 | 39 | RTS |  | 5 | 1 | 69 | ここ |  | 三－ | $2+$ |
| OA | DEC |  | 6 | 2 | 3A | ABX |  | 3 | 1 | 6 A | こここ |  | $\div$－ | 2－ |
| OB | － |  |  |  | 3 B | RTI |  | 6／15 | 1 | 6 B | ＊ |  |  |  |
| OC | INC |  | 6 | 2 | 3 C | CWAI |  | $\geq 20$ | 2 | 6C | AC |  | シー | 2－ |
| OD | TST |  | 6 | 2 | 3D | MUL |  | 11 | 1 | 60 | TS |  | E－ | $2+$ |
| OE | $\checkmark$ JMP | 当 | 3 | 2 | 3E | ＊ | V |  |  | 6 E | JMP | F | $3-$ | $2+$ |
| OF | CLR | Direct | 6 | 2 | 3 F | SWI | Inherent | 19 | 1 | 6 F | CLR | Indexed | $6+$ | $2+$ |
| 10 | Page 2 | － | － | － | 40 | NEGA | Inherent | 2 | 1 | 70 | NEG | Extended | 7 | 3 |
| 11 | Page 3 | － | － | － | 41 | ＊ | ¢ |  |  | 71 | ＊ | 閏 |  |  |
| 12 | NOP | Inherent | 2 | 1 | 42 | ＊ |  |  |  | 72 | ＊ |  |  |  |
| 13 | SYNC | Inherent | $\geq 4$ | 1 | 43 | COMA |  | 2 | 1 | 73 | COM |  | 7 | 3 |
| 14 | ＊ |  |  |  | 44 | LSRA |  | 2 | 1 | 74 | LSR |  | 7 | 3 |
| 15 | ＊ |  |  |  | 45 | ＊ |  |  |  | 75 |  |  |  |  |
| 16 | LBRA | Relative | 5 | 3 | 46 | ROPA |  | 2 | 1 | 76 | ROR |  | 7 | 3 |
| 17 | LBSR | Relative | 9 | 3 | 47 | ASRA |  | 2 | 1 | 77 | ASR |  | 7 | 3 |
| 18 | ＊ |  |  |  | 48 | ASLA，LSLA |  | 2 | 1 | 78 | ASL，LSL |  | 7 | 3 |
| 19 | DAA | Inherent | 2 | 1 | 49 | ROLA |  | 2 | 1 | 79 | ROL |  | 7 | 3 |
| 1 A | ORCC | immed | 3 | 2 | 4 A | DECA |  | 2 | 1 | 7 A | DEC |  | 7 | 3 |
| 1 B | ＊ | － |  |  | 4B | ＊ |  |  |  | 78 | ＊ |  |  |  |
| 1 C | ANDCC | Immed | 3 | 2 | 4C | INCA |  | 2 | 1 | 7 C | INC |  | 7 | 3 |
| 1D | SEX | inherent | 2 | 1 | 4D | TSTA |  | 2 | 1 | 70 | TST |  | 7 | 3 |
| 1 E | EXG |  | 8 | 2 | 4E |  |  |  |  | 7E | JMP |  | 4 | 3 |
| 1 F | TFR | Inherent | 6 | 2 | 4 F | CLRA | Inherent | 2 | 1 | 7 F | CLR | Extended | 7 | 3 |
| 20 | BRA | Relative | 3 | 2 | 50 | NEGB | Inherent | 2 | 1 | 80 | SUBA | Immed | 2 | 2 |
| 21 | BRN | A | 3 | 2 | 51 | ＊ | $\stackrel{+}{*}$ |  |  | 81 | CMPA | A | 2 | 2 |
| 22 | BHI |  | 3 | 2 | 52 | ＊ |  |  |  | 82 | SBCA |  | 2 | 2 |
| 23 | BLS |  | 3 | 2 | 53 | COMB |  | 2 | 1 | 83 | SUBD |  | 4 | 3 |
| 24 | BHS，BCC |  | 3 | 2 | 54 | LSRB |  | 2 | 1 | 84 | ANDA |  | 2 | 2 |
| 25 | BLO，BCS |  | 3 | 2 | 55 | ， |  |  |  | 85 | BITA |  | 2 | 2 |
| 26 | BNE |  | 3 | 2 | 56 | RORB |  | 2 | 1 | 86 | LDA |  | 2 | 2 |
| 27 | BEQ |  | 3 | 2 | 57 | ASRB |  | 2 | 1 | 87 | LDA |  |  |  |
| 28 | BVC |  | 3 | 2 | 58 | ASLB，LSLB |  | 2 | 1 | 88 | EORA |  | 2 | 2 |
| 29 | BVS |  | 3 | 2 | 59 | ROLB |  | 2 | 1 | 89 | ADCA |  | 2 | 2 |
| 2 A | BPL |  | 3 | 2 | 5 A | DECB |  | 2 | 1 | 8A | ORA |  | 2 | 2 |
| 2 B | BMI |  | 3 | 2 | 5B | ＊ |  |  |  | 8 B | ADDA | 濖 | 2 | 2 |
| 2C | BGE |  | 3 | 2 | 5 C | INCB |  | 2 | 1 | 8C | CMPX | Immed | 4 | 3 |
| 2 D | BLT |  | 3 | 2 | 5 D | TSTB |  | 2 | 1 | 8D | BSR | Relative | 7 | 2 |
| 2 E | BGT | 貫 | 3 | 2 | 5 E | ＊ | 免 |  |  | 8E | LDX | immed | 3 | 3 |
| 2 F | BLE | Relative | 3 | 2 | 5F | CLRB | inherent | 2 | 1 | 8F | ＊ |  |  |  |

LEGEND：

[^1]TABLE 9 - hexadecimal values of machine Codes (CONTINUED)


FIGURE 20 - PROGRAMMING AID


FIGURE 20 - PROGRAMMING AID (CONTINUED)


Notes:

1. This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, Table 2.
2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.

The 8 bit registers are: $A, B, C C, D P$
The 16 bit registers are: $X, Y, U, S, D, P C$
3. $E A$ is the effective address.
4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
5. $5(6)$ means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
6. SWI sets 1 and F bits. SWI2 and SWI3 do not affect 1 and F.
7. Conditions Codes set as a direct result of the instruction.
8. Vaue of half-carry flag is undefined.
9. Special Case - Carry set if b7 is SET.

FIGURE 20 －PROGRAMMING AID（CONTINUED）

## Branch Instructions

| Instruction | Forms | Addressing Mode |  |  | Description | H | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Relativ |  |  |  |  |  |  |  |
|  |  | OP | －51 | \＃ |  |  | N | 2 | V | C |
| BCC | $\begin{aligned} & \hline B C C \\ & \angle B C C \end{aligned}$ | $\begin{aligned} & \hline 24 \\ & 10 \\ & 24 \end{aligned}$ | $\left[\begin{array}{c} 3 \\ 5(6) \end{array}\right.$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $C=0$ Long Branch $\mathrm{C}=0$ | $0$ | $\because$ | $0$ | － | $\bigcirc$ |
| BCS | $\begin{aligned} & \hline \text { BCS } \\ & \text { LBCS } \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & 25 \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\mathrm{C}=1$ Long Branch $C=1$ | $\stackrel{0}{0}$ | $0$ | : | － | － |
| BEO | $\begin{aligned} & \text { BEO } \\ & \text { LBEO } \end{aligned}$ | $\begin{aligned} & 27 \\ & 10 \\ & 27 \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 2 \\ & 4 \end{aligned}$ | Branch Z＝0 Long Branch $z=0$ | $0$ | $\circ$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | － | $\bigcirc$ |
| BGE | $\begin{aligned} & \text { BGE } \\ & \text { LBGE } \end{aligned}$ | $\begin{aligned} & 2 C \\ & 10 \\ & 2 C \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\geq$ Zero <br> Long Branch $\geq$ Zero | $0$ | $\bullet$ | － | － | $\bigcirc$ |
| BGT | $\begin{array}{\|l\|} \hline \text { BGT } \\ \text { LBGT } \end{array}$ | $\begin{aligned} & 2 \mathrm{E} \\ & 10 \\ & 2 \mathrm{E} \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $>$ Zero Long Branch＞Zero | $\stackrel{\circ}{0}$ | $\stackrel{0}{0}$ |  | $\bigcirc$ | $\stackrel{ }{*}$ |
| BHI | $\begin{aligned} & \mathrm{BHI} \\ & \mathrm{LBHI} \end{aligned}$ | $\begin{aligned} & \hline 22 \\ & 10 \\ & 22 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch Higher Long Branch Higher | $\stackrel{\rightharpoonup}{\bullet}$ |  | $: 1$ | － | $\stackrel{\square}{\circ}$ |
| BHS | $\begin{aligned} & \mathrm{BHS} \\ & \mathrm{LBHS} \end{aligned}$ | $\begin{aligned} & 24 \\ & 10 \\ & 24 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | 2 4 | Branch Higher <br> or Same <br> Long Branch Higher <br> or Same | － |  | － | ＊ | － |
| BLE | $\begin{aligned} & \hline \text { BLE } \\ & \text { LBLE } \end{aligned}$ | $\begin{aligned} & 2 F \\ & 10 \\ & 2 F \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \\ \hline \end{array}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Branch $\leqslant$ Zero <br> Long Branch $\leq$ Zero | $\because$ | － | － | － | $\bigcirc$ |
| BLO | $\begin{aligned} & \hline \text { BLO } \\ & \text { LBLO } \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & 25 \end{aligned}$ | $\begin{array}{\|c\|} \hline 3 \\ 5(6) \end{array}$ | 2 | Branch lower Long Branch Lower | $0$ | $\begin{array}{\|l\|} \hline 0 \\ 0 \end{array}$ |  | 0 | $\bigcirc$ |


| Instruction | Forms | Addressing <br> Mode <br> Relative |  |  | Description | $\frac{5}{\mathrm{H}}$ | 3 | 2 |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OP | － 5 | $\pm$ |  |  |  | Z |  | V | C |
| BLS | $\begin{aligned} & 3.5 \\ & 12.5 \end{aligned}$ | $23$ $2 \hat{3}$ | $\left\lvert\, \begin{gathered} \bar{z} \\ \bar{c} \hat{c} \end{gathered}\right.$ |  |  |  | － |  |  | － | － |
| BLT | $\begin{aligned} & \hline B!T \\ & L B L T \end{aligned}$ | $\begin{aligned} & 20 \\ & 0 \\ & 20 \end{aligned}$ | $\begin{gathered} 3 \\ 50 \end{gathered}$ |  |  | $3$ |  |  |  | $\stackrel{\circ}{\circ}$ | $\bigcirc$ |
| BMI | BMI LBM | $\begin{aligned} & 2 \mathrm{E} \\ & 10 \\ & 2 \mathrm{~B} \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ |  | $\bigcirc$ |  | $\bigcirc$ |  | － | $\bigcirc$ |
| BNE | BNE <br> LBNE | $\begin{aligned} & 26 \\ & 10 \\ & 26 \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{gathered} \text { Barsm } Z \neq 2 \\ \operatorname{Arg} \operatorname{sra}=- \\ Z=0 \end{gathered}$ | : |  | － |  | － | $\bigcirc$ |
| BPL | $\begin{aligned} & \hline \text { BPL } \\ & \text { LBPL } \end{aligned}$ | $\begin{aligned} & \hline 2 A \\ & 10 \\ & 2 A \\ & \hline \end{aligned}$ | $\begin{gathered} 3 \\ 5(6) \end{gathered}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{aligned} & \text { Branch 2us } \\ & \text { Long Braro- } \end{aligned}$ |  |  | － |  | － | － |
| BRA | $\begin{aligned} & \hline \text { BRA } \\ & \text { LBRA } \end{aligned}$ | $\begin{aligned} & 20 \\ & 16 \end{aligned}$ | $\begin{aligned} & \hline 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Branon Alwa：s Long Brancr $\dot{-}$ vi． 3. a | － |  | $\bigcirc$ |  | $\bigcirc$ | $\because$ |
| BRN | $\begin{aligned} & \hline \text { BRN } \\ & \text { LBRN } \end{aligned}$ | $\begin{aligned} & 21 \\ & 10 \\ & 21 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3 \\ & 5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | Brancn Never Long Branct Neve | $\stackrel{0}{\circ}$ | － | $\stackrel{3}{2}$ |  | － | $\stackrel{\square}{\circ}$ |
| BSR | $\begin{aligned} & \text { BSR } \\ & \text { LBSR } \end{aligned}$ | $\begin{aligned} & 80 \\ & 17 \end{aligned}$ | $\begin{aligned} & 7 \\ & 9 \end{aligned}$ | $\begin{aligned} & 2 \\ & 3 \end{aligned}$ | Branch to Subrou：－ Long Branch to Subroutine | $\bigcirc$ | $\stackrel{\circ}{\circ}$ |  |  |  | $\stackrel{\square}{\circ}$ |
| BVC | $\begin{aligned} & \mathrm{BVC} \\ & \text { LBVC } \end{aligned}$ | $\begin{aligned} & 28 \\ & 10 \\ & 28 \end{aligned}$ | $\left\lvert\, \begin{gathered} 3 \\ 5(6) \end{gathered}\right.$ | $\begin{aligned} & 2 \\ & 4 \end{aligned}$ | $\begin{array}{\|l} \hline \text { Branch } V=0 \\ \text { Zong Branch } \\ V=0 \end{array}$ | － | $\bigcirc$ | － |  | 0 | － |
| BVS | $\begin{aligned} & \hline \text { BVS } \\ & \text { LBVS } \end{aligned}$ | $\begin{aligned} & 29 \\ & 10 \\ & 29 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 3 \\ 5(6) \end{gathered}$ | 2 | Branch $V=1$ Long Branch $V=1$ |  |  | － |  | － | $\bigcirc$ |

SIMPLE BRANCHES

|  | $O P$ | $\sim$ | $\#$ |
| :--- | ---: | ---: | ---: |
| BRA | 20 | 3 | 2 |
| LBRA | 16 | 5 | 3 |
| BRN | 21 | 3 | 2 |
| LBRN | 1021 | 5 | 4 |
| BSR | $8 D$ | 7 | 2 |
| LBSR | 17 | 9 | 3 |

SIMPLE CONDITIONAL BRANCHES（Notes 1－4）

| Test | True | OP | False | OP |
| :---: | :---: | :---: | :---: | :---: |
| $N=1$ | $B M I$ | $2 B$ | $B P L$ | $2 A$ |
| $Z=1$ | $B E Q$ | 27 | $B N E$ | 26 |
| $V=1$ | $B V S$ | 29 | $B V C$ | 28 |
| $C=1$ | $B C S$ | 25 | $B C C$ | 24 |

UNSIGNED CONDITIONAL BRANCHES（Notes 1－4）

| Test | True | OP | False | OP |
| :--- | :---: | :---: | :---: | :---: |
| $r>m$ | BHI | 22 | BLS | 23 |
| $r \geq m$ | BHS | 24 | BLO | 25 |
| $r=m$ | BEO | 27 | BNE | 26 |
| $r \leq m$ | BLS | 23 | BHI | 22 |
| $r<m$ | BLO | 25 | BHS | 24 |

Notes：
1．All conditional branches have both short and long variations．
2．All short branches are 2 bytes and require 3 cycles
3．All conditional long branches are formed by prefixing the short branch opcode with $\$ 10$ and using a 16 －bit destination offset．
4．All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken．
5．5（6）means： 5 cycles if branch not taken， 6 cycles if taken．

INDEXED ADDRESSING MODES

| TYPE | FORMS | NON INDIRECT |  |  |  | INDIRECT |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Assembler Form | Post-Byte OP Code | $+$ | + | Assembler Form | Post-Byte OP Code | $+$ | + |
| CONSTANT OFFSET FROM R | NO OFFSET <br> 5 BIT OFFSET <br> 8 BIT OFFSET <br> 16 BIT OFFSET | $\begin{gathered} \mathrm{R} \\ \mathrm{n}, \mathrm{R} \\ \mathrm{n}, \mathrm{R} \\ \mathrm{n}, \mathrm{R} \end{gathered}$ | 1RR00100 oRRnnnnn 1RR01000 1RR01001 | 0 <br> 1 <br> 1 <br> 4 <br> 4 | 0 <br> 0 <br> 1 <br> 1 <br> 2 | $\begin{gathered} {[, R]} \\ \text { defal } \\ {[\mathrm{n}, \mathrm{R}]} \\ {[\mathrm{n}, \mathrm{R}]} \\ \hline \end{gathered}$ | 1RR10100 <br> ults to 8-bit <br> 1RR11000 <br> 1RR11001 | 3 | 0 <br> 1 <br> 1 <br> 2 |
| ACCUMULATOR OFFSET FROM R | A-REGISTER OFFSET B-REGISTER OFFSET D-REGISTER OFFSET | $\begin{aligned} & A, R \\ & B, R \\ & D, R \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 1RR00110 } \\ \text { 1RR00101 } \\ \text { 1RR01011 } \\ \hline \end{array}$ | 1  <br> 1  <br> 1  <br> 4  | 0 0 0 0 | [ $A, R$ ] [B, R] [D, R] | $\begin{array}{\|l\|} \text { 1RR10110 } \\ \text { 1RR10101 } \\ \text { 1RR11011 } \\ \hline \end{array}$ | 4 4 7 | 0 <br> 0 <br> 0 |
| AUTO INCREMENT/DECREMENT | INCREMENT BY 1 INCREMENT BY 2 DECREMENT BY 1 DECREMENT BY 2 | $\begin{aligned} & R+ \\ & R++ \\ & -R \\ & -R \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 1 RR00000 } \\ \text { 1 RR00001 } \\ \text { 1RR00010 } \\ \text { 1 RR00011 } \\ \hline \end{array}$ | 2 2 | 0 <br> 0 <br> 0 <br> 0 | $\begin{array}{r} \text { not } \\ {[, \mathrm{R}++\mathrm{l}} \\ {\left[\begin{array}{r} \text { not } \end{array}\right.} \\ {[,--\mathrm{R}]} \end{array}$ | allowed 1RR10001 <br> allowed 1RR10011 | 6 | 0 0 |
| CONSTANT OFFSET FROM PC | 8 BIT OFFSET <br> 16 BIT OFFSET | $\begin{aligned} & \mathrm{n}, \mathrm{PCR} \\ & \mathrm{n}, \mathrm{PCR} \end{aligned}$ | $\begin{aligned} & 1 \times \times 01100 \\ & 1 \times \times 01101 \end{aligned}$ | 1 <br> 5 | 1 <br> 2 | $\begin{aligned} & {[\mathrm{n}, \mathrm{PCR})} \\ & {[\mathrm{n}, \mathrm{PCR}]} \end{aligned}$ | $\begin{aligned} & 1 \times \times 11100 \\ & 1 \times \times 11101 \end{aligned}$ | 4 | 1 |
| EXTENDED INDIRECT | 16 BIT ADDRESS | - | - | - | - | [ n ] | 10011111 | 5 | 2 |
| $\begin{aligned} & R=X, Y, U, \text { or } S \\ & X=D O N T C A R E \end{aligned}$ |  | $\begin{aligned} \text { RR: } 00 & =X \\ 01 & =Y \end{aligned}$ | $\begin{aligned} & 10=U \\ & 11=S \end{aligned}$ |  |  |  |  |  |  |

INDEXED ADDRESSING POSTBYTE
REGISTER BIT ASSIGNMENTS

| POST-BYTE REGISTER BIT |  |  |  |  |  |  |  | $\begin{aligned} & \text { INDEXED } \\ & \text { ADDRESSING } \\ & \text { MODE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| 0 | R | R | x | $\times$ | x | x | x | $E A=, \mathrm{R}+5$ Bit Offset |
| 1 | R | R | 0 | 0 | 0 | 0 | 0 | , $\mathrm{R}+$ |
| 1 | R | R | 1 | 0 | 0 | 0 | 1 | R + + |
| 1 | R | f | 0 | 0 | 0 | 1 | 0 | , - R |
| 1 | R | R | 1 | 0 | 0 | 1 | 1 | , - R |
| 1 | R | R | I | 0 | 1 | 0 | 0 | $E A=, R+0$ Offset |
| 1 | R | R | 1 | 0 | 1 | 0 | 1 | $E A=. R+A C C B$ Offset |
| 1 | R | R | 1 | 0 | 1 | 1 | 0 | $E A=, R+A C C A$ Offset |
| 1 | R | R | 1 | 1 | 0 | 0 | 0 | $E A=, R+8$ Bit Offset |
| 1 | F | R | 1 | 1 | 0 | 0 | 1 | $E A=, R+16$ Bit Offsel |
| 1 | R | R | 1 | 1 | 0 | 1 | 1 | $E A=, R-D$ Offset |
| 1 | $x$ | $x$ | 1 | 1 | 1 | 0 | 0 | $5 A=, P C+8$ Bit Offset |
| 1 | x | x | I | 1 | 1 | 0 | 1 | $E A=, \mathrm{PC}+16 \overline{\mathrm{Bit}}$ Offset |
| 1 | R | R | 1 | 1 | 1 | 1 | 1 | $E A=$ [,Address] |
|  |  |  |  |  |  |  |  |  |

6809 PROGRAMAMING MODEL


6809 STACKING ORDER PULL ORDER

C
A
C

| DP | 6809 VECTORS |  |
| :---: | :---: | :---: |
| $\times \mathrm{Hi}$ | FFFE | Restart |
| X Lo | FFFC | NMI |
| Y Hi | FFFA | SWI |
| Y Lo | FFF8 | IRQ |
| U/S Hi | FFF6 | FIRQ |
| U/S Lo | FFF4 | SWI2 |
| PCHi | FFF2 | SWI3 |
| PCLO | FFFO | Reserved |

FFFC
FFFA SWI
FFF8 IRQ
FFFG FIRQ
FFF4 SWI2
FFF2 SWI3
FFFO Reserved

## REGISTER FIELD

| 0000 | $=D(A: B)$ | $1000=A$ |  |
| :--- | :--- | ---: | :--- |
| 0001 | $=X$ | $1001=B$ |  |
| 0010 | $=Y$ | $1010=$ CCR |  |
| 0011 | $=U$ | $1011=$ DPR |  |
| 0100 | $=S$ |  |  |
| 0101 | $=P C$ |  |  |

$0000=\mathrm{D}(\mathrm{A}: \mathrm{B})$
$0010=Y$
$0101=P C$

PUSH/PULL POST BYTE


TRANSFER/EXCHANGE POST BYTE | SOURCE | DESTINATION |
| :---: | :---: |

INCREASING MEMORY

QROEPING INFOPMATION


| Spoed | Device | Tanparanie Range |
| :---: | :---: | :---: |
| 1.0 MHz | MC6809EP,L,S | $01070^{\circ} \mathrm{C}$ |
| 1.5 MHz | MC68A09EP,L,S | $010+70^{\circ} \mathrm{C}$ |
| 2.0 MHz | MC68B09EP,L,S | $010+70^{\circ} \mathrm{C}$ |




NOTES:

1. Dimension A. is datum
2. POSitional talerance for leads:

由 0.25 ( 0.010 ) (0) $\mathbf{T} \mid \mathbf{A}(\otimes)$
3. T. IS SEATING PLANE
4. DIMENSION "L" TO CENTER OF LEADS when formed parallel.
5. OIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.


| DIM | MILLIMETERS |  | IACHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MiN | MAX |
| A | 51.31 | 53.24 | 2.020 | 2.096 |
| B | 12.70 | 15.49 | 0.500 | 0.610 |
| C | 4.06 | 5.84 | 0.160 | 0.230 |
| D | 0.38 | 0.56 | 0.015 | 0.022 |
| F | 1.27 | 1.65 | 0.050 | 0.065 |
| G | 2.54 BSC |  | 0.100 BSC |  |
| d | 0.20 | 0.30 | 0.008 | 0.012 |
| K | 3.18 | 4.06 | 0.125 | 0.160 |
| 1 | 15.24 BSC |  | 8.600 BSC |  |
| M | $5{ }^{5}$ | $15^{0}$ | 50 | $15^{\circ}$ |
| N | 0.51 | 1.27 | 0.020 | 0.050 |

S SUFFIX
CERDIP PACKAGE
CASE 734-03

L SUFFIX
CERAMIC PACKAGE CASE 715-04

MOTOROLA Semiconductor Products inc.


[^0]:    * $\overline{\mathrm{NMI}}, \overline{\mathrm{FIRQ}}$, and $\overline{\mathrm{RQ}}$ requests are sampled on the falling edge of Q . One cycle is required for synchronization before these interrupts are recognized. The pending interrupt(s) will not be serviced until completion of the current instruction unless a SYNC or CWAI condition is present. If IRQ and $\overline{F I R Q}$ do not remain low until completion of the current instruction they may not be recognized. However, $\overline{\mathrm{NMI}}$ is latched and need only remain low for one cycle. No interrupts are recognized or latched between the falling edge of $\overline{R E S E T}$ and the rising edge of BS indicating $\overline{R E S E T}$ acknowledge. See $\overline{R E S E T}$ sequence in the MPU flowchart in Figure 15.

[^1]:    ～Number of MPU cycles（less possible push pull or indexed－mode cycles）
    \＃Number of program bytes
    ＊Denotes unused opcode

