Innovative systems through silicon.






MOTOROLA

MC6809-MC6809E

Microprocessor Programming Manual



MC6809-MC6809E 8-BIT MICROPROCESSOR PROGRAMMING MANUAL

Original Issue: March 1, 1981

Reprinted: May 1983

TABLE OF CONTENTS

Paragraph No. Title Page No.

SECTION 1 GENERAL DESCRIPTION

1.1	Introduction	1-1
1.2	Features	1-1
1.3	Software Features	
1.4	Programming Model	1-3
1.5	Index Registers (X, Y)	1-3
1.6	Stack Pointer Registers (U, S)	1-3
1.7	Program Counter (PC)	1-4
1.8	Accumulator Registers (A, B, D)	1-4
1.9	Direct Page Register (DP)	
1.10	Condition Code Register (CC)	1-4
1.10.1	Condition Code Bits	1-5
1.10.1.1	Half Carry (H), Bit 5	1-5
1.10.1.2	Negative (N), Bit 3	1-5
1.10.1.3	Zero (Z), Bit 2	1-5
1.10.1.4	Overflow (V), Bit 1	1-5
1.10.1.5	Carry (C), Bit 0	1-5
1.10.2	Interrupt Mask Bits and Stacking Indicator	
1.10.2.1	Fast Interrupt Request Mask (F), Bit 6	
1.10.2.2	Interrupt Request Mask (I), Bit 4	1-5
1.10.2.3	Entire Flag (E), Bit 7	
1.11	Pin Assignments and Signal Description	1-6
1.11.1	MC6809 Clocks	
1.11.1.1	Oscillator (EXTAL, XTAL)	1-6
1.11.1.2	Enable (E)	1-7
1.11.1.3	Quadrature (Q)	1-7
1.11.2	MC6809E Clocks (E and Q)	1-7
1.11.3	Three State Control (TSC) (MC6809E)	1-7
1.11.4	Last Instruction Cycle (LIC) (MC6809E)	1-7
1.11.5	Address Bus (A0-A15)	1-7
1.11.6	Data Bus (D0-D7)	1-7
1.11.7	Read/Write (R/W)	1-8
1.11.8	Processor State Indicators (BA, BS)	1-8
1.11.8.1	Normal	1-8
1.11.8.2	Interrupt or Reset Acknowledge	1-8
1.11.8.3	Sync Acknowledge	1-8

Paragraph No.	. Ittle	Page No.
1.11.8.4	Halt/Bus Grant	1-8
1.11.9	Reset (RESET)	
1.11.10	Interrupts	
1.11.10.1	Non-Maskable Interrupt (NMI)	
1.11.10.2	Fast Interrupt Request (FIRQ)	1-9
1.11.10.3	Interrupt Request (IRQ)	
1.11.11	Memory Ready (MRDY) (MC6809)	
1.11.12	Advanced Valid Memory Address (AVMA) (MC6809E)	1-10
1.11.13	Halt (HALT)	1-10
1.11.14	Direct Memory Access/Bus Request (DMA/BREQ) (MC6809)	1-10
1.11.15	Busy (MC6809E)	1-10
1.11.16	Power	1-11
	SECTION 2 ADDRESSING MODES	
0.4		0.4
2.1 2.2	Introduction	
	Addressing Modes	
2.2.1 2.2.2	Inherent	
2.2.2	Immediate	
2.2.3	Extended Direct	
2.2.4	Indexed	
2.2.5.1	Constant Offset from Register	
2.2.5.2	Accumulator Offset from Register	
2.2.5.3	Autoincrement/Decrement from Register	
2.2.5.4	Indirection	
2.2.5.5	Extended Indirect	
2.2.5.6	Program Counter Relative	
2.2.6	Branch Relative	
	SECTION 3	
	INTERRUPT CAPABILITIES	
3.1	Introduction	3-1
3.2	Non-Maskable Interrupt (NMI)	3-1
3.3	Fast Maskable Interrupt Request (FIRQ)	
3.4	Normal Maskable Interrupt Request (IRQ)	
3.5	Software Interrupts (SWI, SWI2, SWI3)	3-2

TABLE OF CONTENTS (CONCLUDED)

Title Page No. Paragraph No. **SECTION 4 PROGRAMMING** 4.1 Introduction......4-1 4.1.1 Position-Independence......4-1 4.1.2 Modular Programming4-1 4.1.2.1 Local Storage......4-1 4122 Global Storage4-2 4.1.3 Reentrancy/Recursion......4-2 4.2 M6809 Capabilities4-2 4.2.1 Module Construction4-2 4.2.1.1 Parameters 4-3 4.2.1.2 Local Storage4-3 4.2.1.3 Global Storage......4-3 4.2.2 Position-Independent Code4-4 4.2.3 Reentrant Programs......4-5 4.2.4 Recursive Programs4-5 4.2.5 Loops4-5 4.2.6 Stack Programming4-6 4.2.6.1 M6809 Stacking Operations......4-6 4.2.6.2 Subroutine Linkage......4-7 4.2.6.3 Software Stacks4-8 4.2.7 Real Time Programming......4-8 4.3 Program Documentation4-8 4.4 Instruction Set4-9 **APPENDIX A** INSTRUCTION SET DETAILS IntroductionA-1 **A.1 A.2** NotationA-1 APPENDIX B **ASSIST09 MONITOR PROGRAM** General Description.....B-1 **B.1 B.2** Implementation RequirementsB-1 **B.3**

Initialization......B-3

B.4

Paragraph	No.	Title	Page No.
B.5	Input/Output Control		B-4
B.6	Command Format		B-4
B.7	Command List		B-5
B.8	Commands		B-5
	Breakpoint		B-6
	Call		B-6
	Encode		B-7
	•		
B.9	Services		
-			
B.10	Vector Swap Service		
		••••••	
		••••••	
		••••••	
		••••••	
	.CMDL2		B-28

Paragraph	n No.	litle	Page No.
	CODTA		B-28
	.FIRQ		B-30
	.HSDATA	•••••	B-31
	.NMI		B-32
	.PAD		B-32
	.PAUSE		B-33
B.11	Monitor Listing		B-37
	MACHINE CODE TO INSTE		
C.1	Introduction		
		ENDIX D AMMING AID	
D.1	Introduction	· · · · · · · · · · · · · · · · · · ·	D-1
		ENDIX E	
	ASCII CH	ARACTER SET	
E.1	Introduction		
E.2	Character Representation and	Code Identification	E-1
E.3	Control Characters		
E.4	Graphic Characters		E-2

Paragraph No.	. Title	Page No.
	APPENDIX F OPCODE MAP	
F.1 F.2	Introduction Opcode Map	
	APPENDIX G PIN ASSIGNMENTS	
G.1	Introduction	G-1
	APPENDIX H CONVERSION TABLES	
H.1 H.2 H.3 H.3.1 H.3.2	Introduction	H-1 H-2 H-2
	LIST OF ILLUSTRATIONS	
Figure No.	Title	Page No.
1-1 1-2 1-3	Programming Model Condition Code Register Processor Pin Assignments	1-4
2-1	Postbyte Usage for EXG/TFR, PSH/PUL Instructions	2-2
3-1	Interrupt Processing Flowchart	3-5
4-1	Stacking Order	4-7
B-1	Memory Map	B-2
E-1	ASCII Character Set	E-1
G-1	Pin Assignments	G-1

LIST OF TABLES

Table No.	Title	Page No.
1-1	BA/BS Signal Encoding	1-8
2-1	Postbyte Usage for Indexed Addressing Modes	2-3
3-1	Interrupt Vector Locations	3-1
4-1	Instruction Set	4-9
4-2	8-Bit Accumulator and Memory Instructions	
4-3	16-Bit Accumulator and Memory Instructions	
4-4	Index/Stack Pointer Instructions	
4-5	Branch Instructions	4-13
4-6	Miscellaneous Instructions	4-13
A-1	Operation Notation	A-1
A-2	Register Notation	A-2
B-1	Command List	B-5
B-2	Services	B-14
B-3	Vector Table Entries	B-22
C-1	Machine Code to Instruction Cross Reference	C-2
D-1	Programming Aid	D-1
E-1	Control Characters	E-2
E-2	Graphic Characters	E-3
F-1	Opcode Map	F-2
F-2	Indexed Addressing Mode Data	F-3
H-1	Powers of 2; Powers of 16	H-1
H-2	Hexadecimal and Decimal Conversion Chart	H-2

SECTION 1 GENERAL DESCRIPTION

1.1 INTRODUCTION

This section contains a general description of the Motorola MC6809 and MC6809E Microprocessor Units (MPU). Pin assignments and a brief description of each input/output signal are also given. The term MPU, processor, or M6809 will be used throughout this manual to refer to both the MC6809 and MC6809E processors. When a topic relates to only one of the processors, that specific designator (MC6809 or MC6809E) will be used.

1.2 FEATURES

The MC6809 and MC6809E microprocessors are greatly enhanced, upward compatible, computationally faster extensions of the MC6800 microprocessor.

Enhancements such as additional registers (a Y index register, a U stack pointer, and a direct page register) and instructions (such as MUL) simplify software design. Improved addressing modes have also been implemented.

Upward compatibility is guaranteed as MC6800 assembly language programs may be assembled using the Motorola MC6809 Macro Assembler. This code, while not as compact as native M6809 code, is, in most cases, 100% functional.

Both address and data are available from the processor earlier in an instruction cycle than from the MC6800 which simplifies hardware design. Two clock signals, E (the MC6800 ϕ 2) and a new quadrature clock Q (which leads E by one-quarter cycle) also simplify hardware design.

A memory ready (MRDY) input is provided on the MC6809 for working with slow memories. This input stretches both the processor internal cycle and direct memory access bus cycle times but allows internal operations to continue at full speed. A direct memory access request (DMA/BREQ) input is provided for immediate memory access or dynamic memory refresh operations; this input halts the internal MC6809 clocks. Because the processor's registers are dynamic, an internal counter periodically recovers the bus from direct memory access operations and performs a true processor refresh cycle to allow unlimited length direct memory access operation. An interrupt acknowledge signal is available to allow development of vectoring by interrupt device hardware or detection of operating system calls.

Three prioritized, vectored, hardware interrupt levels are available: non-maskable, fast, and normal. The highest and lowest priority interrupts, non-maskable and interrupt request respectively, are the normal interrupts used in the M6800 family. A new interrupt on this processor is the fast interrupt request which provides faster service to its interrupt input by only stacking the program counter and condition code register and then servicing the interrupt.

Modern programming techniques such as position-independent, system independent, and reentrant programming are readily supported by these processors.

A Memory Management Unit (MMU), the MC6829, allows a M6809 based system to address a two megabyte memory space. Note: An arbitrary number of tasks may be supported — slower — with software.

This advanced family of processors is compatible with all M6800 peripheral parts.

1.3 SOFTWARE FEATURES

Some of the software features of these processors are itemized in the following paragraphs. Programs developed for the MC6800 can be easily converted for use with the MC6809 or MC6809E by running the source code through a M6809 Macro Assembler or any one of the many cross assemblers that are available.

The addressing modes of any microprocessor provide it with the capability to efficiently address memory to obtain data and instructions. The MC6809 and MC6809E have a versatile set of addressing modes which allow them to function using modern programming techniques.

The addressing modes and instructions of the MC6809 and MC6809E are upward compatible with the MC6800. The old addressing modes have been retained and many new ones have been added.

A direct page register has been added which allows a 256 byte "direct" page anywhere in the 64K logical address space. The direct page register is used to hold the most-significant byte of the address used in direct addressing and decrease the time required for address calculation.

Branch relative addressing to anywhere in the memory map (-32768 to + 32767) is available.

Program counter relative addressing is also available for data access as well as branch instructions.

The indexed addressing modes have been expanded to include:

0-, 5-, 8-, 16-bit constant offsets,

8- or 16-bit accumulator offsets,

autoincrement/decrement (stack operation).

In addition, most indexed addressing modes may have an additional level of indirection added.

Any or all registers may be pushed on to or pulled from either stack with a single instruction.

A multiply instruction is included which multiplies unsigned binary numbers in accumulators A and B and places the unsigned result in the 16-bit accumulator D. This unsigned multiply instruction also allows signed or unsigned multiple precision multiplication.

1.4 PROGRAMMING MODEL

The programming model (Figure 1-1) for these processors contains five 16-bit and four 8-bit registers that are available to the programmer.




Figure 1-1. Programming Model

1.5 INDEX REGISTERS (X, Y)

The index registers are used during the indexed addressing modes. The address information in an index register is used in the calculation of an effective address. This address may be used to point directly to data or may be modified by an optional constant or register offset to produce the effective address.

1.6 STACK POINTER REGISTERS (U, S)

Two stack pointer registers are available in these processors. They are: a user stack pointer register (U) controlled exclusively by the programmer, and a hardware stack pointer register (S) which is used automatically by the processor during subroutine calls

and interrupts, but may also be used by the programmer. Both stack pointers always point to the top of the stack.

These registers have the same indexed addressing mode capabilities as the index registers, and also support push and pull instructions. All four indexable registers (X, Y, U, S) are referred to as pointer registers.

1.7 PROGRAM COUNTER (PC)

The program counter register is used by these processors to store the address of the next instruction to be executed. It may also be used as an index register in certain addressing modes.

1.8 ACCUMULATOR REGISTERS (A, B, D)

The accumulator registers (A, B) are general-purpose 8-bit registers used for arithmetic calculations and data manipulation.

Certain instructions concatenate these registers into one 16-bit accumulator with register A positioned as the most-significant byte. When concatenated, this register is referred to as accumulator D.

1.9 DIRECT PAGE REGISTER (DP)

This 8-bit register contains the most-significant byte of the address to be used in the direct addressing mode. The contents of this register are concatenated with the byte following the direct addressing mode operation code to form the 16-bit effective address. The direct page register contents appear as bits A15 through A8 of the address. This register is automatically cleared by a hardware reset to ensure M6800 compatibility.

1.10 CONDITION CODE REGISTER (CC)

The condition code register contains the condition codes and the interrupt masks as shown in Figure 1-2.




Figure 1-2. Condition Code Register

- 1.10.1 CONDITION CODE BITS. Five bits in the condition code register are used to indicate the results of instructions that manipulate data. They are: half carry (H), negative (N), zero (Z), overflow (V), and carry (C). The effect each instruction has on these bits is given in the detail information for each instruction (see Appendix A).
- 1.10.1.1 Half Carry (H), Bit 5. This bit is used to indicate that a carry was generated from bit three in the arithmetic logic unit as a result of an 8-bit addition. This bit is undefined in all subtract-like instructions. The decimal addition adjust (DAA) instruction uses the state of this bit to perform the adjust operation.
- 1.10.1.2 Negative (N), Bit 3. This bit contains the value of the most-significant bit of the result of the previous data operation.
- 1.10.1.3 Zero (Z), Bit 2. This bit is used to indicate that the result of the previous operation was zero.
- 1.10.1.4 Overflow (V), Bit 1. This bit is used to indicate that the previous operation caused a signed arithmetic overflow.
- 1.10.1.5 Carry (C), Bit 0. This bit is used to indicate that a carry or a borrow was generated from bit seven in the arithmetic logic unit as a result of an 8-bit mathematical operation.
- 1.10.2 INTERRUPT MASK BITS AND STACKING INDICATOR. Two bits (I and F) are used as mask bits for the interrupt request and the fast interrupt request inputs. When either or both of these bits are set, their associated input will not be recognized.

One bit (E) is used to indicate how many registers (all, or only the program counter and condition code) were stacked during the last interrupt.

- 1.10.2.1 Fast Interrupt Request Mask (F), Bit 6. This bit is used to mask (disable) any fast interrupt request line (FIRQ). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of a FIRQ input.
- 1.10.2.2 Interrupt Request Mask (I), Bit 4. This bit is used to mask (disable) any interrupt request input (\overline{IRQ}). This bit is set automatically by a hardware reset or after recognition of another interrupt. Execution of certain instructions such as SWI will also inhibit recognition of an \overline{IRQ} input.

1.10.2.3 Entire Flag (E), Bit 7. This bit is used to indicate how many registers were stacked. When set, all the registers were stacked during the last interrupt stacking operation. When clear, only the program counter and condition code registers were stacked during the last interrupt.

The state of the E bit in the stacked condition code register is used by the return from interrupt (RTI) instruction to determine the number of registers to be unstacked.

1.11 PIN ASSIGNMENTS AND SIGNAL DESCRIPTION

Figure 1-3 shows the pin assignments for the processors. The following paragraphs provide a short description of each of the input and output signals.




Figure 1-3. Processor Pin Assignments

- 1.11.1 MC6809 CLOCKS. The MC6809 has four pins committed to developing the clock signals needed for internal and system operation. They are: the oscillator pins EXTAL and XTAL; the standard M6800 enable (E) clock; and a new, quadrature (Q) clock.
- 1.11.1.1 Oscillator (EXTAL, XTAL). These pins are used to connect the processor's internal oscillator to an external, parallel-resonant crystal. These pins can also be used for input of an external TTL timing signal by grounding the XTAL pin and applying the input to the EXTAL pin. The crystal or the external timing source is four times the resulting bus frequency.

- 1.11.1.2 Enable (E). The E clock is similar to the phase 2 (ϕ 2) MC6800 bus timing clock. The leading edge indicates to memory and peripherals that the data is stable and to begin write operations. Data movement occurs after the Q clock is high and is latched on the trailing edge of E. Data is valid from the processor (during a write operation) by the rising edge of E.
- 1.11.1.3 Quadrature (Q). The Q clock leads the E clock by approximately one half of the E clock time. Address information from the processor is valid with the leading edge of the Q clock. The Q clock is a new signal in these processors and does not have an equivalent clock within the MC6800 bus timing.
- 1.11.2 MC6809E CLOCKS (E and Q). The MC6809E has two pins provided for the TTL clock signal inputs required for internal operation. They are the standard M6800 enable (E) clock and the quadrature (Q) clock. The Q input must lead the E input.

Addresses will be valid from the processor (on address delay time after the falling edge of E) and data will be latched from the bus by the falling edge of E. The Q input is fully TTL compatible. The E input is used to drive the internal MOS circuitry directly and therefore requires input levels above the normal TTL levels.

- 1.11.3 THREE STATE CONTROLS (TSC) (MC6809E). This input is used to place the address and data lines and the R/W line in the high-impedance state and allows the address bus to be shared with other bus masters.
- 1.11.4 LAST INSTRUCTION CYCLE (LIC) (MC6809E). This output goes high during the last cycle of every instruction and its high-to-low transition indicates that the first byte of an opcode will be latched at the end of the present bus cycle.
- 1.11.5 ADDRESS BUS (A0-A15). This 16-bit, unidirectional, three-state bus is used by the processor to provide address information to the address bus. Address information is valid on the rising edge of the Q clock. All 16 outputs are in the high-impedance state when the bus available (BA) signal is high, and for one bus cycle thereafter.

When the processor does not require the address bus for a data transfer, it outputs address FFFF16, and read/write (R/\overline{W}) high. This is a "dummy access" of the least-significant byte of the reset vector which replaces the valid memory address (VMA) functions of the MC6800. For the MC6809, the memory read signal internal circuitry inhibits stretching of the clocks during non-access cycles.

1.11.6 DATA BUS (D0-D7). This 8-bit, bidirectional, three-state bus is the general purpose data path. All eight outputs are in the high-impedance state when the bus available (BA) output is high.

1.11.7 READ/WRITE (R/W). This output indicates the direction of data transfer on the data bus. A low indicates that the processor is writing onto the data bus; a high indicates that the processor is reading data from the data bus. The signal at the R/W output is valid at the leading edge of the Q clock. The R/W output is in the high-impedance state when the bus available (BA) output is high.

1.11.8 PROCESSOR STATE INDICATORS (BA, BS). The processor uses these two output lines to indicate the present processor state. These pins are valid with the leading edge of the Q clock.

The bus available (BA) output is used to indicate that the buses (address and data) and the read/write output are in the high-impedance state. This signal can be used to indicate to bus-sharing or direct memory access systems that the buses are available. When BA goes low, an additional dead cycle will elapse before the processor regains control of the buses.

The bus status (BS) output is used in conjunction with the BA output to indicate the present state of the processor. Table 1-1 is a listing of the BA and BS outputs and the processor states that they indicate. The following paragraphs briefly explain each processor state.

Table 1-1. BA/BS Signal Encoding

<u>BA</u>	<u>BS</u>	Processor State
0	0	Normal (Running)
0	1	Interrupt or Reset Acknowledge
1	0	Sync Acknowledge
1	1	Halt/Bus Grant Acknowledged

- 1.11.8.1 Normal. The processor is running and executing instructions.
- 1.11.8.2 Interrupt or Reset Acknowledge. This processor state is indicated during both cycles of a hardware vector fetch which occurs when any of the following interrupts have occurred: RESET, NMI, FIRQ, IRQ, SWI, SWI2, and SWI3.

This output, plus decoding of address lines A3 through A1 provides the user with an indication of which interrupt is being serviced.

- 1.11.8.3 Sync Acknowledge. The processor is waiting for an external synchronization input on an interrupt line. See SYNC instruction in Appendix A.
- 1.11.8.4 Halt/Bus Grant. The processor is halted or bus control has been granted to some other device.

1.11.9 RESET (RESET). This input is used to reset the processor. A low input lasting longer than one bus cycle will reset the processor.

The reset vector is fetched from locations \$FFFE and \$FFFF when the processor enters the reset acknowledge state as indicated by the BA output being low and the BS output being high.

During initial power-on, the reset input should be held low until the clock oscillator is fully operational.

- 1.11.10 INTERRUPTS. The processor has three separate interrupt input pins: non-maskable interrupt (NMI), fast interrupt request (FIRQ), and interrupt request (IRQ). These interrupt inputs are latched by the falling edge of every Q clock except during cycle stealing operations where only the NMI input is latched. Using this point as a reference, a delay of at least one bus cycle will occur before the interrupt is recognized by the processor.
- 1.11.10.1 Non-Maskable Interrupt (NMI). A negative edge on this input requests that a non-maskable interrupt sequence be generated. This input, as the name indicates, cannot be masked by software and has the highest priority of the three interrupt inputs. After a reset has occurred, a NMI input will not be recognized by the processor until the first program load of the hardware stack pointer. The entire machine state is saved on the hardware stack during the processing of a non-maskable interrupt. This interrupt is internally blocked after a hardware reset until the stack pointer is initialized.
- 1.11.10.2 Fast Interrupt Request (FIRQ). This input is used to initiate a fast interrupt request sequence. Initiation depends on the F (fast interrupt request mask) bit in the condition code register being clear. This bit is set during reset. During the interrupt, only the contents of the condition code register and the program counter are stacked resulting in a short amount of time required to service this interrupt. This interrupt has a higher priority than the normal interrupt request (IRQ).
- 1.11.10.3 Interrupt Request (IRQ). This input is used to initiate what might be considered the "normal" interrupt request sequence. Initiation depends on the I (interrupt mask) bit in the condition code register being clear. This bit is set during reset. The entire machine state is saved on the hardware stack during processing of an IRQ input. This input has the lowest priority of the three hardware interrupts.
- 1.11.11 MEMORY READ (MRDY) (MC6809). This input allows extension of the E and Q clocks to allow a longer data access time. A low on this input allows extension of the E and Q clocks (E high and Q low) in integral multiples of quarter bus cycles (up to 10 cycles) to allow interface with slow memory devices.

Memory ready does not extend the E and Q clocks during non-valid memory access cycles and therefore the processor does not slow down for "don't care" bus accesses. Memory ready may also be used to extend the E and Q clocks when an external device is using the halt and direct memory access/bus request inputs.

- 1.11.12 ADVANCED VALID MEMORY ADDRESS (AVMA) (MC6809E). This output signal indicates that the MC6809E will use the bus in the following bus cycle. This output is low when the MC6809E is in either a halt or sync state.
- 1.11.13 HALT. This input is used to halt the processor. A low input halts the processor at the end of the present instruction execution cycle and the processor remains halted indefinitely without loss of data.

When the processor is halted, the BA output is high to indicate that the buses are in the high-impedance state and the BS output is also high to indicate that the processor is in the halt/bus grant state.

During the halt/bus grant state, the processor will not respond to external real-time requests such as FIRQ or IRQ. However, a direct memory access/bus request input will be accepted. A non-maskable interrupt or a reset input will be latched for processing later. The E and Q clocks continue to run during the halt/bus grant state.

1.11.14 DIRECT MEMORY ACCESS/BUS REQUEST (DMA/BREQ) (MC6809). This input is used to suspend program execution and make the buses available for another use such as a direct memory access or a dynamic memory refresh.

A low level on this input occurring during the Q clock high time suspends instruction execution at the end of the current cycle. The processor acknowledges acceptance of this input by setting the BA and BS outputs high to signify the bus grant state. The requesting device now has up to 15 bus cycles before the processor retrieves the bus for self-refresh.

Typically, a direct memory access controller will request to use the bus by setting the DMA/BREQ input low when E goes high. When the processor acknowledges this input by setting the BA and BS outputs high, that cycle will be a dead cycle used to transfer bus mastership to the direct memory access controller. False memory access during any dead cycle should be prevented by externally developing a system DMAVMA signal which is low in any cycle when the BA output changes.

When the BA output goes low, either as a result of a direct memory access/bus request or a processor self-refresh, the direct memory access device should be removed from the bus. Another dead cycle will elapse before the processor accesses memory, to allow transfer of bus mastership without contention.

1.11.15 BUSY (MC6809E). This output indicates that bus re-arbitration should be deferred and provides the indivisable memory operation required for a "test-and-set" primitive.

This output will be high for the first two cycles of any Read-Modify-Write instruction, high during the first byte of a double-byte access, and high during the first byte of any indirect access or vector-fetch operation.

1.11.16 POWER. Two inputs are used to supply power to the processor: V_{CC} is $+5.0 \pm 5\%$, while V_{SS} is ground or 0 volts.

SECTION 2 ADDRESSING MODES

2.1 INTRODUCTION

This section contains a description of each of the addressing modes available on these processors.

2.2 ADDRESSING MODES

The addressing modes available on the MC6809 and MC6809E are: Inherent, Immediate, Extended, Direct, Indexed (with various offsets and autoincrementing/decrementing), and Branch Relative. Some of these addressing modes require an additional byte after the opcode to provide additional addressing interpretation. This byte is called a postbyte.

The following paragraphs provide a description of each addressing mode. In these descriptions the term effective address is used to indicate the address in memory from which the argument for an instruction is fetched or stored, or from which instruction processing is to proceed.

2.2.1 INHERENT. The information necessary to execute the instruction is contained in the opcode. Some operations specifying only the index registers or the accumulators, and no other arguments, are also included in this addressing mode.

Example: MUL

2.2.2 IMMEDIATE. The operand is contained in one or two bytes immediately following the opcode. This addressing mode is used to provide constant data values that do not change during program execution. Both 8- bit and 16-bit operands are used depending on the size of the argument specified in the opcode.

Example: LDA #CR

LDB #7 LDA #\$F0

LDB #%1110000 LDX #\$8004

Another form of immediate addressing uses a postbyte to determine the registers to be manipulated. The exchange (EXG) and transfer (TFR) instructions use the postbyte as shown in Figure 2-1(A). The push and pull instructions use the postbyte to designate the registers to be pushed or pulled as shown in Figure 2-1(B).

_b7	b6	b5	b4		b3	b2	2	b1	ь0
	SOURCE (R1) DESTINATION (R2			2)					
Code*	ı	Register		Cod	le*	1	Registe	r	
0000	ı	O (A:B)		010)1	Prog	ram Co	unter	
0001		X Index		100	00	AA	ccumu	lator	
0010	,	Y Index		100)1	ВА	ccumu	lator	
0011	U St	ack Pointe	r	101	10	Con	dition (Code	
0100	S St	ack Pointe	r	101	1	Di	rect Pa	ge	

^{*}All other combinations of bits produce undefined results.

(A) Exchange (EXG) or Transfer (TFR) Instruction Postbyte

<u>b7</u>	b6	b5	<u>b4</u>	b3	b2	b1	<u>b0</u>
PC	S/U	Υ	Χ	DP	В	Α	CC

PC = Program Counter

S/U = Hardware/User Stack Pointer

Y = Y Index Register
X = U Index Register
DP = Direct Page Register
B = B Accumulator
A = A Accumulator

CC = Condition Code Register

(B) Push (PSH) or Pull (PUL) Instruction Postbyte

Figure 2-1. Postbyte Usage for EXG/TFR, PSH/PUL Instructions

2.2.3 EXTENDED. The effective address of the argument is contained in the two bytes following the opcode. Instructions using the extended addressing mode can reference arguments anywhere in the 64K addressing space. Extended addressing is generally not used in position independent programs because it supplies an absolute address.

Example: LDA > CAT

2.2.4 DIRECT. The effective address is developed by concatenation of the contents of the direct page register with the byte immediately following the opcode. The direct page register contents are the most-significant byte of the address. This allows accessing 256 locations within any one of 256 pages. Therefore, the entire addressing range is available for access using a single two-byte instruction.

Example: LDA > CAT

2.2.5 INDEXED. In these addressing modes, one of the pointer registers (X, Y, U, or S), and sometimes the program counter (PC) is used in the calculation of the effective address of the instruction operand. The basic types (and their variations) of indexed addressing available are shown in Table 2-1 along with the postbyte configuration used.

2.2.5.1 Constant Offset from Register. The contents of the register designated in the postbyte are added to a twos complement offset value to form the effective address of

the instruction operand. The contents of the designated register are not affected by this addition. The offset sizes available are:

No

offset — designated register contains the effective

address

5-bit - 16 to + 15

8-bit — 128 to +127

16-bit — 32768 to +32767

Table 2-1. Postbyte Usage for Indexed Addressing Modes

Mode Type	Variation	Direct	Indirect
Constant Offset from Register (twos Complement Offset)	No Offset 5-Bit Offset 8-Bit Offset 16-Bit Offset	1RR00100 0RRnnnnn 1RR01000 1RR01001	1RR10100 Defaults to 8-bit 1RR11000 1RR11001
Accumulator Offset from Register (twos Complement Offset)	A Accumulator Offset	1RR00110	1RR10110
	B Accumulator Offset	1RR00101	1RR10101
	D Accumulator Offset	1RR01011	1RR11011
Auto Increment/Decrement from Register	Increment by 1	1RR00000	Not Allowed
	Increment by 2	1RR00001	1RR10001
	Decrement by 1	1RR00010	Not Allowed
	Decrement by 2	1RR00011	1RR10011
Constant Offset from Program Counter	8-Bit Offset	1XX01100	1XX11100
	16-Bit Offset	1XX01101	1XX11101
Extended Indirect	16-Bit Address		10011111

The 5-bit offset value is contained in the postbyte. The 8- and 16-bit offset values are contained in the byte or bytes immediately following the postbyte. If the Motorola assembler is used, it will automatically determine the most efficient offset; thus, the programmer need not be concerned about the offset size.

Examples:

LDA ,X

LDY - 64000,U

LDB 0,Y

LDA 17.PC

LDX 64,000,S LDA There,PCR

2.2.5.2 Accumulator Offset from Register. The contents of the index or pointer register designed in the postbyte are temporarily added to the twos complement offset value contained in an accumulator (A, B, or D) also designated in the postbyte. Neither the designated register nor the accumulator contents are affected by this addition.

Example:

LDA A.X

LDA D.U

LDA B,Y

2.2.5.3 Autoincrement/Decrement from Register. This addressing mode works in a postincrementing or predecrementing manner. The amount of increment or decrement, one or two positions, is designated in the postbyte.

In the autoincrement mode, the contents of the effective address contained in the pointer register, designated in the postbyte, and then the pointer register is automatically incremented; thus, the pointer register is postincremented.

In the autodecrement mode, the pointer register, designated in the postbyte, is automatically decremented first and then the contents of the new address are used; thus, the pointer register is predecremented.

Examples:	Auto	increment	Autodecrement		
	LDA ,X -	LDY ,X++	LDA ,-X	LDY ,X	
	LDA ,Y -	+ LDX ,Y++	LDA ,-Y	LDX ,Y	
	LDA ,S-	+ LDX ,U++	LDA ,-S	LDX ,U	
	LDA .U -	LDX .S++	LDAU	LDXS	

2.2.5.4 Indirection. When using indirection, the effective address of the base indexed addressing mode is used to fetch two bytes which contain the final effective address of the operand. It can be used with all the indexed addressing modes and the program counter relative addressing mode.

2.2.5.5 Extended Indirect. The effective address of the argument is located at the address specified by the two bytes following the postbyte. The postbyte is used to indicate indirection.

Example: LDA [\$F000]

2.2.5.6 Program Counter Relative. The program counter can also be used as a pointer with either an 8- or 16-bit signed constant offset. The offset value is added to the program counter to develop an effective address. Part of the postbyte is used to indicate whether the offset is 8 or 16 bits.

2.2.6 BRANCH RELATIVE. This addressing mode is used when branches from the current instruction location to some other location relative to the current program counter are desired. If the test condition of the branch instruction is true, then the effective address is calculated (program counter plus twos complement offset) and the branch is taken. If the test condition is false, the processor proceeds to the next in-line instruction. Note that the program counter is always pointing to the next instruction when the offset is added. Branch relative addressing is always used in position independent programs for all control transfers.

For short branches, the byte following the branch instruction opcode is treated as an 8-bit signed offset to be used to calculate the effective address of the next instruction if the branch is taken. This is called a short relative branch and the range is limited to plus 127 or minus 128 bytes from the following opcode.

For long branches, the two bytes after the opcode are used to calculate the effective address. This is called a long relative branch and the range is plus 32,767 or minus 32,768

bytes from the following opcode or the full 64K address space of memory that the processor can address at one time.

Long Branch
LBRA CAT **Short Branch** Examples:

BRA POLE

SECTION 3 INTERRUPT CAPABILITIES

3.1 INTRODUCTION

The MC6809 and MC6809E microprocessors have six vectored interrupts (three hardware and three software). The hardware interrupts are the non-maskable interrupt (NMI), the fast maskable interrupt request (FIRQ), and the normal maskable interrupt request (IRQ). The software interrupts consist of SWI, SWI2, and SWI3. When an interrupt request is acknowledged, all the processor registers are pushed onto the hardware stack, except in the case of FIRQ where only the program counter and the condition code register is saved, and control is transferred to the address in the interrupt vector. The priority of these interrupts is, highest to lowest, NMI, SWI, FIRQ, IRQ, SWI2, and SWI3. Figure 3-1 is a detailed flowchart of interrupt processing in these processors. The interrupt vector locations are given in Table 3-1. The vector locations contain the address for the interrupt routine.

Additional information on the SWI, SWI2, and SWI3 interrupts is given in Appendix A. The hardware interrupts, NMI, FIRQ, and IRQ are listed alphabetically at the end of Appendix A.

Table 3-1. Interrupt Vector Locations

Interrupt	Vector Location		
Description	MS Byte	LS Byte	
Reset (RESET)	FFFE	FFFF	
Non-Maskable Interrupt (NMI)	FFFC	FFFD	
Software Interrupt (SWI)	FFFA	FFFB	
Interrupt Request (IRQ)	FFF8	FFF9	
Fast Interrupt Request (FIRQ)	FFF6	FFF7	
Software Interrupt 2 (SWI2)	FFF4	FFF5	
Software Interrupt 3 (SWI3)	FFF2	FFF3	
Reserved	FFF0	FFF1	

3.2 NON-MASKABLE INTERRUPT (NMI)

The non-maskable interrupt is edge-sensitive in the sense that if it is sampled low one cycle after it has been sampled high, a non-maskable interrupt will be triggered. Because the non-maskable interrupt cannot be masked by execution of the non-maskable interrupt handler routine, it is possible to accept another non-maskable interrupt before executing the first instruction of the interrupt routine. A fatal error will exist if a non-maskable interrupt is repeatedly allowed to occur before completing the return from interrupt (RTI) instruction of the previous non-maskable interrupt request, since the stack

will eventually overflow. This interrupt is especially applicable to gaining immediate processor response for powerfail, software dynamic memory refresh, or other non-delayable events.

3.3 FAST MASKABLE INTERRUPT REQUEST (FIRQ)

A low level on the FIRQ input with the F (fast interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The fast interrupt request provides fast interrupt response by stacking only the program counter and condition code register. This allows fast context switching with minimal overhead. If any registers are used by the interrupt routine then they can be saved by a single push instruction.

After accepting a fast interrupt request, the processor clears the E flag, saves the program counter and condition code register, and then sets both the I and F bits to mask any further IRQ and FIRQ interrupts. After servicing the original interrupt, the user may selectively clear the I and F bits to allow multiple-level interrupts if so desired.

3.4 NORMAL MASKABLE INTERRUPT REQUEST (IRQ)

A low level on the IRQ input with the I (interrupt request mask) bit in the condition code register clear triggers this interrupt sequence. The normal maskable interrupt request provides a slower hardware response to interrupts because it causes the entire machine state to be stacked. However, this means that interrupting software routines can use all processor resources without fear of damaging the interrupted routine. A normal interrupt request, having lower priority than the fast interrupt request, is prevented from interrupting the fast interrupt handler by the automatic setting of the I bit by the fast interrupt request handler.

After accepting a normal interrupt request, the processor sets the E flag, saves the entire machine state, and then sets the I bit to mask any further interrupt request inputs. After servicing the original interrupt, the user may clear the I bit to allow multiple-level normal interrupts.

All interrupt handling routines should return to the formerly executing tasks using a return from interrupt (RTI) instruction. This instruction recovers the saved machine state from the hardware stack and control is returned to the interrupted program. If the recovered E bit is clear, it indicates that a fast interrupt request occurred and only the program counter address and condition code register are to be recovered.

3.5 SOFTWARE INTERRUPTS (SWI, SWI2, SWI3)

The software interrupts cause the processor to go through the normal interrupt request sequence of stacking the complete machine state even though the interrupting source is the processor itself. These interrupts are commonly used for program debugging and for calls to an operating system.

Normal processing of the SWI input sets the I and F bits to prevent either of these interrupt requests from affecting the completion of a software interrupt request. The remaining software interrupt request inputs (SWI2 and SWI3) do not have the priority of the SWI input and therefore do not mask the two hardware interrupt request inputs (FIRQ and IRQ).




Figure 3-1. Interrupt Processing Flowchart

SECTION 4 PROGRAMMING

4.1 INTRODUCTION

These processors are designed to be source-code compatible with the M6800 to make use of the substantial existing base of M6800 software and training. However, this asset should not overshadow the capabilities built into these processors that allow more modern programming techniques such as position-independence, modular programming, and reentrancy/recursion to be used on a microprocessor-based system. A brief review of these methods is given in the following paragraphs.

- **4.1.1 POSITION INDEPENDENCE.** A program is said to be "position-independent" if it will run correctly when the same machine code is positioned arbitrarily in memory. Such a program is useful in many different hardware configurations, and might be copied from a disk into RAM when the operating system first sees a request to use a system utility. Position-independent programs never use absolute (extended or direct) addressing: instead, inherent immediate, register, indexed and relative modes are used. In particular, there should be no jump (absolute) or jump to subroutine instructions nor should absolute addresses be used. A position-independent program is almost always preferable to a position-dependent program (although position-independent code is usually 5 to 10% slower than normal code).
- 4.1.2 MODULAR PROGRAMMING. Modular programming is another indication of quality code. A module is a program element which can be easily disconnected from the rest of the program either for re-use in a new environment or for replacement. A module is usually a subroutine (although a subroutine is not necessarily a module); frequently, the programmer isolates register changes internal to the module by pushing these registers onto the stack upon entry, and pulling them off the stack before the return. Isolating register changes in the called module, to that module alone, allows the code in the calling program to be more easily analyzed since it can be assumed that all registers (except those specifically used for parameter transfer are unchanged by each called module. This leaves the processor's registers free at each level for loop counts, address comparisons, etc.
- **4.1.2.1 Local Storage.** A clean method for allocating "local" storage is required both by position-independent programs as well as modular programs. Local or temporary storage is used to hold values only during execution of a module (or called modules) and is released upon return. One way to allocate local storage is to decrement the hardware stack

pointer(s) by the number of bytes needed. Interrupts will then leave this area intact and it can be de-allocated on exiting the module. A module will almost always need more temporary storage than just the MPU registers.

4.1.2.2 Global Storage. Even in a modular environment there may be a need for "global" values which are accessible by many modules within a given system. These provide a convenient means for storing values from one invocation to another invocation of the same routine. Global storage may be created as local storage at some level, and a pointer register (usually U) used to point at this area. This register is passed unchanged in all subroutines, and may be used to index into the global area.

4.1.3 REENTRANCY/RECURSION. Many programs will eventually involve execution in an interrupt-driven environment. If the interrupt handlers are complex, they might well call the same routine which has just been interrupted. Therefore, to protect present programs against certain obsolescence, all programs should be written to be reentrant. A reentrant routine allocates different local variable storage upon each entry. Thus, a later entry does not destroy the processing associated with an earlier entry.

The same technique which was implemented to allow reentrancy also allows recursion. A recursive routine is defined as a routine that calls itself. A recursive routine might be written to simplify the solution of certain types of problems, especially those which have a data structure whose elements may themselves be a structure. For example, a parenthetical equation represents a case where the expression in parenthesis may be considered to be a value which is operated on by the rest of the equation. A programmer might choose to write an expression evaluator passing the parenthetical expression (which might also contain parenthetical expressions) in the call, and receive back the returned value of the expression within the parenthesis.

4.2 M6809 CAPABILITIES

The following paragraphs briefly explain how the MC6809 is used with the programming techniques mentioned earlier.

4.2.1 MODULE CONSTRUCTION. A module can be defined as a logically self-contained and discrete part of a larger program. A properly constructed module accepts well defined inputs, carries out a set of processing actions, and produces a specified output. The use of parameters, local storage, and global storage by a program module is given in the following paragraphs. Since registers will be used inside the module (essentially a form of local storage), the first thing that is usually done at entry to a module is to push (save) them on to the stack. This can be done with one instruction (e.g., PSHS Y, X, B, A). After the body of the module is executed, the saved registers are collected, and a subroutine return is performed, at one time, by pulling the program counter from the stack (e.g., PULS A,B,X,Y,PC).

4.2.1.1 Parameters. Parameters may be passed to or from modules either in registers, if they will provide sufficient storage for parameter passage, or on the stack. If parameters are passed on the stack, they are placed there before calling the lower level module. The called module is then written to use local storage inside the stack as needed (e.g., ADDA offset,S). Notice that the required offset consists of the number of bytes pushed (upon entry), plus two from the stacked return address, plus the data offset at the time of the call. This value may be calculated, by hand, by drawing a "stack picture" diagram representing module entry, and assigning convenient mnemonics to these offsets with the assembler. Returned parameters replace those sent to the routine. If more parameters are to be returned on the stack than would normally be sent, space for their return is allocated by the calling routine before the actual call (if four additional bytes are to be returned, the caller would execute LEAS -4,S to acquire the additional storage).

4.2.1.2 Local Storage. Local storage space is acquired from the stack while the present routine is executing and then returned to the stack prior to exit. The act of pushing registers which will be used in later calculations essentially saves those registers in temporary local storage. Additional local storage can easily be acquired from the stack e.g., executing LEAS – 2048,S acquires a buffer area running from the 0,S to 2047,S inclusive. Any byte in this area may be accessed directly by any instruction which has an indexed addresing mode. At the end of the routine, the area acquired for local storage is released (e.g., LEAS 2048,S) prior to the final pull. For cleaner programs, local storage should be allocated at entry to the module and released at the exit of the module.

4.2.1.3 Global Storage. The area required for global storage is also most effectively acquired from the stack, probably by the highest level routine in the standard package. Although this is local storage to the highest level routine, it becomes "global" by positioning a register to point at this storage, (sometimes referred to as a stack mark) then establishing the convention that all modules pass that same pointer value when calling lower level modules. In practice, it is convenient to leave this stack mark register unchanged in all modules, especially if global accesses are common. The highest level routine in the standard package would execute the following sequence upon entry (to initialize the global area):

PSHS U higher level mark, if any

TFR S,U new stack mark

LEAS - 17,U allocate global storage

Note that the U register now defines 17-bytes of locally allocated (permanent) globals (which are -1,U through -17,U) as well as other external globals (2,U and above) which have been passed on the stack by the routine which called the standard package. Any global may be accessed by any module using exactly the same offset value at any level (e.g., ROL, RAT,U; where RAT EQU -11 has been defined). Furthermore, the values stacked prior to invoking the standard package may include pointers to data or I/O peripherals. Any indexed operation may be performed indexed indirect through those pointers, which means, for example, that the module need know nothing about the actual hardware configuration, except that (upon entry) the pointer to an I/O register has been placed at a given location on the stack.

4.2.2 POSITION-INDEPENDENT CODE. Position-independent code means that the same machine language code can be placed anywhere in memory and still function correctly. The M6809 has a long relative (16-bit offset) branch mode along with the common MC6800 branches, plus program-counter relative addressing. Program-counter relative addressing uses the program counter like an indexable register, which allows all instructions that reference memory to also reference data relative to the program counter. The M6809 also has load effective address (LEA) instructions which allow the user to point to data in a ROM in a position-independent manner.

An important rule for generating position-independent code is: NEVER USE ABSOLUTE ADDRESSING.

Program-counter relative addressing on the M6809 is a form of indexed addressing that uses the program counter as the base register for a constant-offset indexing operation. However, the M6809 assembler treats the PCR address field differently from that used in other indexed instructions. In PCR addressing, the assembly time location value is subtracted from the (constant) value of the PCR offset. The resulting distance to the desired symbol is the value placed into the machine language object code. During execution, the processor adds the value of the run time PC to the distance to get a position-independent absolute address.

The PCR indexed addressing form can be used to point at any location relative to the program regardless of position in memory. The PCR form of indexed addressing allows access to tables within the program space in a position-independent manner via use of the load effective address instruction.

In a program which is completely position-independent, some absolute locations are usually required, particularly for I/O. If the locations of I/O devices are placed on the stack (as globals) by a small setup routine before the standard package is invoked, all internal modules can do their I/O through that pointer (e.g., STA [ACIAD, U]), allowing the hardware to be easily changed, if desired. Only the single, small, and obvious setup routine need be rewritten for each different hardware configuration.

Global, permanent, and temporary values need to be easily available in a position-independent manner. Use the stack for this data since the stacked data is directly accessible. Stack the absolute address of I/O devices before calling any standard software package since the package can use the stacked addresses for I/O in any system.

The LEA instructions allow access to tables, data, or immediate values in the text of the program in a position-independent manner as shown in the following example:

. LEAX

LBSR

FCC

MSG1,PCR PDATA

.

MSG1

/PRINT THIS!/

Here we wish to point at a message to be printed from the body of the program. By writing "MSG1, PCR" we signal the assembler to compute the distance between the present address (the address of the LBSR) and MSG1. This result is inserted as a constant into the LEA instruction which will be indexed from the program counter value at the time of execution. Now, no matter where the code is located, when it is executed the computer offset from the program counter will point at MSG1. This code is position-independent.

It is common to use space in the hardware stack for temporary storage. Space is made for temporary variables from 0,S through TEMP-1, S by decrementing the stack pointer equal to the length of required storage. We could use:

LEAS - TEMP,S.

Not only does this facilitate position-independent code but it is structured and helps reentrancy and recursion.

4.2.3 REENTRANT PROGRAMS. A program that can be executed by several different users sharing the same copy of it in memory is called reentrant. This is important for interrupt driven systems. This method saves considerable memory space, especially with large interrupt routines. Stacks are required for reentrant programs, and the M6809 can support up to four stacks by using the X and Y index registers as stack pointers.

Stacks are simple and convenient mechanisms for generating reentrant programs. Subroutines which use stacks for passing parameters and results can be easily made to be reentrant. Stack accesses use the indexed addressing mode for fast, efficient execution. Stack addressing is quick.

Pure code, or code that is not self-modifying, is mandatory to produce reentrant code. No internal information within the code is subject to modification. Reentrant code never has internal temporary storage, is simpler to debug, can be placed in ROM, and must be interruptable.

4.2.4 RECURSIVE PROGRAMS. A recursive program is one that can call itself. They are quite convenient for parsing mechanisms and certain arithmetic functions such as computing factorials. As with reentrant programming, stacks are very useful for this technique.

4.2.5 LOOPS. The usual structured loops (i.e., REPEAT...UNTIL, WHILE...DO, FOR..., etc.) are available in assembly language in exactly the same way a high-level language compiler could translate the construct for execution on the target machine. Using a FOR...NEXT loop as an example, it is possible to push the loop count, increment value, and termination value on the stack as variables local to that loop. On each pass through the loop, the working register is saved, the loop count picked up, the increment added in, and the result compared to the termination value. Based on this comparison, the loop counter might be updated, the working register recovered and the loop resumed, or the working register recovered and the loop variables de-allocated. Reasonable macros

could make the source form for loop trivial, even in assembly language. Such macros might reduce errors resulting from the use of multiple instructions simply to implement a standard control structure.

4.2.6 STACK PROGRAMMING. Many microprocessor applications require data stored as continguous pieces of information in memory. The data may be temporary, that is, subject to change or it may be permanent. Temporary data will most likely be stored in RAM. Permanent data will most likely be stored in ROM.

It is important to allow the main program as well as subroutines access to this block of data, especially if arguments are to be passed from the main program to the subroutines and vice versa.

4.2.6.1 M6809 Stacking Operations. Stack pointers are markers which point to the stack and its internal contents. Although all four index registers may be used as stack registers, the S (hardware stack pointer) and the U (user stack pointer) are generally preferred because the push and pull instructions apply to these registers. Both are 16-bit indexable registers. The processor uses the S register automatically during interrupts and subroutine calls. The U register is free for any purpose needed. It is not affected by interrupts or subroutine calls implemented by the hardware.

Either stack pointer can be specified as the base address in indexed addressing. One use of the indirect addressing mode uses stack pointers to allow addresses of data to be passed to a subroutine on a stack as arguments to a subroutine. The subroutine can now reference the data with one instruction. High-level language calls that pass arguments by reference are now more efficiently coded. Also, each stack push or pull operation in a program uses a postbyte which specifies any register or set of registers to be pushed or pulled from either stack. With this option, the overhead associated with subroutine calls in both assembly and high-level language programs is greatly decreased. In fact, with the large number of instructions that use autoincrement and autodecrement, the M6809 can emulate a true stack computer architecture.

Using the S or U stack pointer, the order in which the registers are pushed or pulled is shown in Figure 4-1. Notice that we push "onto" the stack towards decreasing memory locations. The program counter is pushed first. Then the stack pointer is decremented and the "other" stack pointer is pushed onto the stack. Decrementing and storing continues until all the registers requested by the postbyte are pushed onto the stack. The stack pointer points to the top of the stack after the push operation.

The stacking order is specified by the processor. The stacking order is identical to the order used for all hardware and software interrupts. The same order is used even if a subset of the registers is pushed.

Without stacks, most modern block-structured high-level languages would be cumbersome to implement. Subroutine linkage is very important in high-level language generation. Paragraph 4.2.6.2 describes how to use a stack mark pointer for this important task. Good programming practice dictates the use of the hardware stack for temporary storage. To reserve space, decrement the stack pointer by the amount of storage required with the instruction LEAS —TEMPS, S. This instruction makes space for temporary variables from 0,S through TEMPS — 1,S.




Figure 4-1. Stacking Order

4.2.6.2 Subroutine Linkage. In the highest level routine, global variables are sometimes considered to be local. Therefore, global storage is allocated at this point, but access to these same variables requires different offset values depending on subroutine depth. Because subroutine depth changes dynamically, the length may not be known beforehand. This problem is solved by assigning one pointer (U will be used in the following description, but X or Y could also be used) to "mark" a location on the hardware stack by using the instruction TFR S,U. If the programmer does this immediately prior to allocating global storage, then all variables will then be available at a constant negative offset location from this stack mark. If the stack is marked after the global variables are

allocated, then the global variables are available at a constant positive offset from U. Register U is then called the stack mark pointer. Recall that the hardware stack pointer may be modified by hardware interrupts. For this reason, it is fatal to use data referred to by a negative offset with respect to the hardware stack pointer, S.

4.2.6.3 Software Stacks. If more than two stacks are needed, autoincrement and autodecrement mode of addressing can be used to generate additional software stack pointers.

The X, Y, and U index registers are quite useful in loops for incrementing and decrementing purposes. The pointer is used for searching tables and also to move data from one area of memory to another (block moves). This autoincrement and autodecrement feature is available in the indexed addressing mode of the M6809 to facilitate such operations.

In autoincrement, the value contained in the index register (X or Y, U or S) is used as the effective address and then the register is incremented (postincremented). In autodecrement, the index register is first decremented and then used to obtain the effective address (predecremented). Postincrement or predecrement is always performed in this addressing mode. This is equivalent in operation to the push and pull from a stack. This equivalence allows the X and Y index registers to be used as software stack pointers. The indexed addressing mode can also implement an extra level of post indirection. This feature supports parameter and pointer operations.

4.2.7 REAL TIME PROGRAMMING. Real time programming requires special care. Sometimes a peripheral or task demands an immediate response from the processor, other times it can wait. Most real time applications are demanding in terms of processor response.

A common solution is to use the interrupt capability of the processor in solving real time problems. Interrupts mean just that; they request a break in the current sequence of events to solve an asynchronous service request. The system designer must consider all variations of the conditions to be encountered by the system including software interaction with interrupts. As a result, problems due to software design are more common in interrupt implementation code for real time programming than most other situations. Software timeouts, hardware interrupts, and program control interrupts are typically used in solving real time programming problems.

4.3 PROGRAM DOCUMENTATION

Common sense dictates that a well documented program is mandatory. Comments are needed to explain each group of instructions since their use is not always obvious from looking at the code. Program boundaries and branch instructions need full clarification. Consider the following points when writing comments: up-to-date, accuracy, completeness, conciseness, and understandability.

Accurate documentation enables you and others to maintain and adapt programs for updating and/or additional use with other programs.

The following program documentation standards are suggested.

- A) Each subroutine should have an associated header block containing at least the following elements:
 - A full specification for this subroutine including associated data structures — such that replacement code could be generated from this description alone.
 - 2) All usage of memory resources must be defined, including:
 - a) All RAM needed from temorary (local) storage used during execution of this subroutine or called subroutines.
 - b) All RAM needed for permanent storage (used to transfer values from one execution of the subroutine to future executions).
 - c) All RAM accessed as global storage (used to transfer values from or to higher-level subroutines).
 - d) All possible exit-state conditions, if these are to be used by calling routines to test occurrences internal to the subroutine.
- B) Code internal to each subroutine should have sufficient associated line comments to help in understanding the code.
- C) All code must be non-self-modifying and position-independent.
- D) Each subroutine which includes a loop must be separately documented by a flowchart or pseudo high-level language algorithm.
- E) Any module or subroutine should be executable starting at the first location and exit at the last location.

4.4 INSTRUCTION SET

The complete instruction set for the M6809 is given in Table 4-1.

Table 4-1. Instruction Set

Instruction	Description
ABX	Add Accumulator B into Index Register X
ADC	Add with Carry into Register
ADD	Add Memory into Register
AND	Logical AND Memory into Register
ASL	Arithmetic Shift Left
ASR	Arithmetic Shift Right
BCC	Branch on Carry Clear
BCS	Branch on Carry Set
BEQ	Branch on Equal
BGE	Branch on Greater Than or Equal to Zero
BGT	Branch on Greater
вні	Branch if Higher
BHS	Branch if Higher or Same
BIT	Bit Test
BLE	Branch if Less than or Equal to Zero

Table 4-1. Instruction Set (Continued)

Instruction	Description	
BLO	Branch on Lower	
BLS	Branch on Lower or Same	
BLT	Branch on Less than Zero	
ВМІ	Branch on Minus	
BNE	Branch Not Equal	
BPL	Branch on Plus	
BRA	Branch Always	
BRN	Branch Never	
BSR	Branch to Subroutine	
BVC	Branch on Overflow Clear	
BVS	Branch on Overflow Set	
CLR	Clear	
CMP	Compare Memory from a Register	
СОМ	Complement	
CWAI	Clear CC bit's and Wait for Interrupt	
DAA	Decimal Addition Adjust	
DEC	Decrement	
EOR	Exclusive OR	
EXG	Exchange Registers	
INC	Increment	
JMP	Jump	
JSR	Jump to Subroutine	
LD	Load Register from Memory	
LEA	Load Effective Address	
LSL	Logical Shift Left	
LSR	Logical Shift Right	
MUL	Multiply	
NEG	Negate	
NOP	No Operation	
OR	Inclusive OR Memory into Register	
PSH	Push Registers	
PUL	Pull Registers	
ROL	Rotate Left	
ROR	Rotate Right	
RTI	Return from Interrupt	
RTS	Return from Subroutine	
SBC	Subtract with Borrow	
SEX	Sign Extend	
ST	Store Register into Memory	
SUB	Subtract Memory from Register	
SWI	Software Interrupt	
SYNC	Synchronize to External Event	
TFR	Transfer Register to Register	
TST	Test	

The instruction set can be functionally divided into five categories. They are:

8-Bit Accumulator and Memory Instructions

16-Bit Accumulator and Memory Instructions

Index Register/Stack Pointer Instructions

Branch Instructions

Miscellaneous Instructions

Tables 4-2 through 4-6 are listings of the M6809 instructions and their variations grouped into the five categories listed.

Table 4-2. 8-Bit Accumulator and Memory Instructions

	T
Instruction	Description
ADCA, ADCB	Add memory to accumulator with carry
ADDA, ADDB	Add memory to accumulator
ANDA, ANDB	And memory with accumulator
ASL, ASLA, ASLB	Arithmetic shift of accumulator or memory left
ASR, ASRA, ASRB	Arithmetic shift of accumulator or memory right
BITA, BITB	Bit test memory with accumulator
CLR, CLRA, CLRB	Clear accumulator or memory location
СМРА, СМРВ	Compare memory from accumulator
COM, COMA, COMB	Complement accumulator or memory location
DAA	Decimal adjust A accumulator
DEC, DECA, DECB	Decrement accumulator or memory location
EORA, EORB	Exclusive or memory with accumulator
EXG R1, R2	Exchange R1 with R2 (R1, R2=A, B, CC, DP)
INC, INCA, INCB	Increment accumulator or memory location
LDA, LDB	Load accumulator from memory
LSL, LSLA, LSLB	Logical shift left accumulator or memory location
LSR, LSRA, LSRB	Logical shift right accumulator or memory location
MUL	Unsigned multiply (A×B→D)
NEG, NEGA, NEGB	Negate accumulator or memory
ORA, ORB	Or memory with accumulator
ROL, ROLA, ROLB	Rotate accumulator or memory left
ROR, RORA, RORB	Rotate accumulator or memory right
SBCA, SBCB	Subtract memory from accumulator with borrow
STA, STB	Store accumulator to memroy
SUBA, SUBB	Subtract memory from accumulator
TST, TSTA, TSTB	Test accumulator or memory location
TFR R1, R2	Transfer R1 to R2 (R1, R2=A, B, CC, DP)

NOTE: A, B, CC, or DP may be pushed to (pulled from) either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 4-3. 16-Bit Accumulator and Memory Instructions

Instruction	Description
ADDD	Add memory to D accumulator
CMPD	Compare memory from D accumulator
EXG D, R	Exchange D with X, Y, S, U, or PC
LDD	Load D accumulator from memory
SEX	Sign Extend B accumulator into A accumulator
STD	Store D accumulator to memory
SUBD	Subtract memory from D accumulator
TFR D, R	Transfer D to X, Y, S, U, or PC
TFR R, D	Transfer X, Y, S, U, or PC to D

NOTE: D may be pushed (pulled) to either stack with PSHS, PSHU (PULS, PULU) instructions.

Table 4-4. Index/Stack Pointer Instructions

Instruction	Description	
CMPS, CMPU	Compare memory from stack pointer	
CMPX, CMPY	Compare memory from index register	
EXG R1, R2	Exchange D, X, Y, S, U or PC with D, X, Y, S, U or PC	
LEAS, LEAU	Load effective address into stack pointer	
LEAX, LEAY	Load effective address into index register	
LDS, LDU	Load stack pointer from memory	
LDX, LDY	Load index register from memory	
PSHS	Push A, B, CC, DP, D, X, Y, U, or PC onto hardware stack	
PSHU	Push A, B, CC, DP, D, X, Y, X, or PC onto user stack	
PULS	Pull A, B, CC, DP, D, X, Y, U, or PC from hardware stack	
PULU	Pull A, B, CC, DP, D, X, Y, S, or PG from hardware stack	
STS, STU	Store stack pointer to memory	
STX, STY	Store index register to memory	
TFR R1, R2	Transfer D, X, Y, S, U, or PC to D, X, Y, S, U, or PC	
ABX	Add B accumulator to X (unsigned)	

Table 4-5. Branch Instructions

Instruction	Description	
SIMPLE BRANCHES		
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BMI, LBMI	Branch if minus	
BPL, LBPL	Branch if plus	
BCS, LBCS	Branch if carry set	
BCC, LBCC	Branch if carry clear	
BVS, LBVS	Branch if overflow set	
BVC, LBVC	Branch if overflow clear	
SIGNED BRANCHES		
BGT, LBGT	Branch if greater (signed)	
BVS, LBVS	Branch if invalid twos complement result	
BGE, LBGE	Branch if greater than or equal (signed)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLE, LBLE	Branch if less than or equal (signed)	
BVC, LBVC	Branch if valid twos complement result	
BLT, LBLT	Branch if less than (signed)	
	UNSIGNED BRANCHES	
BHI, LBHI	Branch if higher (unsigned)	
BCC, LBCC	Branch if higher or same (unsigned)	
BHS, LBHS	Branch if higher or same (unsigned)	
BEQ, LBEQ	Branch if equal	
BNE, LBNE	Branch if not equal	
BLS, LBLS	Branch if lower or same (unsigned)	
BCS, LBCS	Branch if lower (unsigned)	
BLO, LBLO Branch if lower (unsigned)		
OTHER BRANCHES		
BSR, LBSR	Branch to subroutine	
BRA, LBRA	Branch always	
BRN, LBRN	Branch never	

Table 4-6. Miscellaneous Instructions

Instruction	Description
ANDCC	AND condition code register
CWAI	AND condition code register, then wait for interrupt
NOP	No operation
ORCC	OR condition code register
JMP	Jump
JSR	Jump to subroutine
RTI	Retum from interrupt
RTS	Retum from subroutine
SWI, SWI2, SWI3	Software interrupt (absolute indirect)
SYNC	Synchronize with interrupt line

APPENDIX A INSTRUCTION SET DETAILS

A.1 INTRODUCTION

This appendix contains detailed information about each instruction in the MC6809 instruction set. They are arranged in an alphabetical order with the mnemonic heading set in larger type for easy reference.

A.2 NOTATION

In the operation description for each instruction, symbols are used to indicate the operation. Table A-1 lists these symbols and their meanings. Abbreviations for the various registers, bits, and bytes are also used. Table A-2 lists these abbreviations and their meanings.

Table A-1. Operation Notation

Symbol	Meaning
—	Is transferred to
Λ	Boolean AND
V	Boolean OR
•	Boolean exclusive OR
(Overline)	Boolean NOT
:	Concatenation
+	Arithmetic plus
-	Arithmetic minus
X	Arithmetic multiply

Table A-2. Register Notation

Abbreviation	Meaning
ACCA or A	Accumulator A
ACCB or B	Accumulator B
ACCA:ACCB or D	Double accumulator D
ACCX	Either accumulator A or B
CCR or CC	Condition code register
DPR or DP	Direct page register
EA	Effective address
IFF	If and only if
IX or X	Index register X
IY or Y	Index register Y
LSN	Least significant nibble
M	Memory location
MI	Memory immediate
MSN	Most significant nibble
PC	Program counter
R	A register before the operation
R'	A register after the operation
TEMP	Temporary storage location
xxH	Most signifcant byte of any 16-bit register
xxL	Least significant byte of any 16-bit register
Sp or S	Hardware Stack pointer
Us or U	User Stack pointer
P	A memory argument with Immediate, Direct, Extended, and Indexed addressing modes
Q	A read-modify-write argument with Direct, Indexed, and Extended addressing modes
()	The data pointed to by the enclosed (16-bit address)
dd	8-bit branch offset
DDDD	16-bit branch offset
#	Immediate value follows
\$	Hexadecimal value follows
[]	Indirection
•	Indicates indexed addressing

ABX

Add Accumulator B into Index Register X

ABX

Source Form: ABX

Operation: $IX' \leftarrow IX + ACCB$

Condition Codes: Not affected.

Description: Add the 8-bit unsigned value in accumulator B into index register X.

Addressing Mode: Inherent

ADC Add with Carry into Register ADC

Source Forms: ADCA P; ADCB P

Operation: $R' \leftarrow R + M + C$

Condition Codes: H — Set if a half-carry is generated; cleared otherwise.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

Description: Adds the contents of the C (carry) bit and the memory byte into an

8-bit accumulator.

Addressing Modes: Immediate

ADD (8-Bit) Add Memory into Register ADD (8-Bit)

Source Forms: ADDA P; ADDB P

Operation: $R' \leftarrow R + M$

Condition Codes: H — Set if a half-carry is generated; cleared otherwise.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

 ${\sf V}\,$ — Set if an overflow is generated; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

Description: Adds the memory byte into an 8-bit accumulator.

Addressing Modes: Immediate

ADD (16-Bit) Add Memory into Register ADD (16-Bit)

Source Forms: ADDD P

Operation: $R' \leftarrow R + M:M+1$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a carry is generated; cleared otherwise.

Description: Adds the 16-bit memory value into the 16-bit accumulator

Addressing Modes: Immediate

AND Logical AND Memory into Register AND

Source Forms: ANDA P; ANDB P

Operation: $R' \leftarrow R \wedge M$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Performs the logical AND operation between the contents of an ac-

cumulator and the contents of memory location M and the result is

stored in the accumulator.

Addressing Modes: Immediate

AND Logical AND Immediate Memory into Condition Code Register AND

Source Form: ANDCC #xx

Operation: $R' \leftarrow R \land MI$

Condition Codes: Affected according to the operation.

Description: Performs a logical AND between the condition code register and the

immediate byte specified in the instruction and places the result in

the condition code register.

Addressing Mode: Immediate

ASL

Arithmetic Shift Left

ASL

Source Forms: ASL Q; ASLA; ASLB

Operation: C← C ← C

Condition Codes: H — Undefined

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Loaded with the result of the exclusive OR of bits six and

seven of the original operand.

C — Loaded with bit seven of the original operand.

Description: Shifts all bits of the operand one place to the left. Bit zero is loaded

with a zero. Bit seven is shifted into the C (carry) bit.

Addressing Modes: Inherent

ASR

Arithmetic Shift Right

ASR

Source Forms: ASR Q; ASRA; ASRB

Operation:

b7

b0

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Loaded with bit zero of the original operand.

Description: Shifts all bits of the operand one place to the right. Bit seven is held

constant. Bit zero is shifted into the C (carry) bit.

Addressing Modes: Inherent

BCC Branch on Carry Clear BCC

Source Forms: BCC dd; LBCC DDDD

Operation: TEMP←MI

IFF C = 0 then PC' ← PC + TEMP

Condition Codes: Not affected.

Description: Tests the state of the C (carry) bit and causes a branch if it is clear.

Addressing Mode: Relative

Comments: Equivalent to BHS dd; LBHS DDDD

BCS
Branch on Carry Set
BCS

Source Forms: BCS dd; LBCS DDDD

Operation: TEMP←MI

IFF C = 1 then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Tests the state of the C (carry) bit and causes a branch if it is set.

Addressing Mode: Relative

Comments: Equivalent to BLO dd; LBLO DDDD

BEQ Branch on Equal BEQ

Source Forms: BEQ dd; LBEQ DDDD

Operation: TEMP←MI

IFF Z = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

Description: Tests the state of the Z (zero) bit and causes a branch if it is set.

When used after a subtract or compare operation, this instruction will branch if the compared values, signed or unsigned, were exactly

the same.

BGE Branch on Greater than or Equal to Zero BGE

Source Forms: BGE dd; LBGE DDDD

Operation: TEMP←MI

IFF $[N \oplus V] = 0$ then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Causes a branch if the N (negative) bit and the V (overflow) bit are

either both set or both clear. That is, branch if the sign of a valid twos complement result is, or would be, positive. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was greater than or equal to the

memory operand.

BGT Branch on Greater BGT

Source Forms: BGT dd; LBGT DDDD

Operation: TEMP←MI

IFF $Z \Lambda [N \oplus V] = 0$ then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Causes a branch if the N (negative) bit and V (overflow) bit are either

both set or both clear and the Z (zero) bit is clear. In other words, branch if the sign of a valid twos complement result is, or would be, positive and not zero. When used after a subtract or compare operation on twos complement values, this instruction will branch if the

register was greater than the memory operand.

BHI Branch if Higher BHI

Source Forms: BHI dd; LBHI DDDD

Operation: TEMP←MI

IFF $[C \ v \ Z] = 0$ then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Causes a branch if the previous operation caused neither a carry nor

a zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register

was higher than the memory operand.

Addressing Mode: Relative

Comments: Generally not useful after INC/DEC, LD/TST, and TST/CLR/COM in-

structions.

BHS Branch if Higher or Same BHS

Source Forms: BHS dd; LBHS DDDD

Operation: TEMP←MI

IFF C = 0 then PC' ← PC + MI

Condition Codes: Not affected.

Description: Tests the state of the C (carry) bit and causes a branch if it is clear.

When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was higher than or the

same as the memory operand.

Addressing Mode: Relative

Comments: This is a duplicate assembly-language mnemonic for the single

machine instruction BCC. Generally not useful after INC/DEC,

LD/ST, and TST/CLR/COM instructions.

BIT Bit Test BIT

Source Form: Bit P

Operation: TEMP \leftarrow R \land M

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Performs the logical AND of the contents of accumulator A or B and

the contents of memory location M and modifies the condition codes accordingly. The contents of accumulator A or B and memory

location M are not affected.

Addressing Modes: Immediate

BLE Branch on Less than or Equal to Zero BLE

Source Forms: BLE dd; LBLE DDDD

Operation: TEMP-MI

IFF $Z v [N \oplus V] = 1$ then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Causes a branch if the exclusive OR of the N (negative) and V

(overflow) bits is 1 or if the Z (zero) bit is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement values, this instruction will branch if the register was less than

or equal to the memory operand.

BLO Branch on Lower BLO

Source Forms: BLO dd; LBLO DDDD

Operation: TEMP←MI

IFF C = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

Description: Tests the state of the C (carry) bit and causes a branch if it is set.

When used after a subtract or compare on unsigned binary values, this instruction will branch if the register was lower than the

memory operand.

Addressing Mode: Relative

Comments: This is a duplicate assembly-language mnemonic for the single

machine instruction BCS. Generally not useful after INC/DEC,

LD/ST, and TST/CLR/COM instructions.

BLS Branch on Lower or Same BLS

Source Forms: BLS dd; LBLS DDDD

Operation: TEMP←MI

IFF (C v Z) = 1 then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Causes a branch if the previous operation caused either a carry or a

zero result. When used after a subtract or compare operation on unsigned binary values, this instruction will branch if the register was

lower than or the same as the memory operand.

Addressing Mode: Relative

Comments: Generally not useful after INC/DEC, LD/ST, and TST/CLR/COM in-

structions.

BLT Branch on Less than Zero BLT

Source Forms: BLT dd; LBLT DDDD

Operation: TEMP←MI

IFF $[N \oplus V] = 1$ then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Causes a branch if either, but not both, of the N (negative) or V

(overflow) bits is set. That is, branch if the sign of a valid twos complement result is, or would be, negative. When used after a subtract or compare operation on twos complement binary values, this instruction will branch if the register was less than the memory

operand.

BMI Branch on Minus BMI

Source Forms: BMI dd; LBMI DDDD

Operation: TEMP←MI

IFF N = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

Description: Tests the state of the N (negative) bit and causes a branch if set.

That is, branch if the sign of the twos complement result is negative.

Addressing Mode: Relative

Comments: When used after an operation on signed binary values, this instruc-

tion will branch if the result is minus. It is generally preferred to use

the LBLT instruction after signed operations.

BNE Branch Not Equal BNE

Source Forms: BNE dd; LBNE DDDD

Operation: TEMP←MI

IFF Z=0 then PC'←PC+TEMP

Condition Codes: Not affected.

Description: Tests the state of the Z (zero) bit and causes a branch if it is clear.

When used after a subtract or compare operation on any binary values, this instruction will branch if the register is, or would be, not

equal to the memory operand.

BPL Branch on Plus BPL

Source Forms: BPL dd; LBPL DDDD

Operation: TEMP←MI

IFF N = 0 then $PC' \leftarrow PC + TEMP$

Condition Codes: Not affected.

Description: Tests the state of the N (negative) bit and causes a branch if it is

clear. That is, branch if the sign of the twos complement result is

positive.

Addressing Mode: Relative

Comments: When used after an operation on signed binary values, this instruc-

tion will branch if the result (possibly invalid) is positive. It is generally preferred to use the BGE instruction after signed operations.

BRA Branch Always BRA

Source Forms: BRA dd; LBRA DDDD

Operation: TEMP←MI

PC'←PC+TEMP

Condition Codes: Not affected.

Description: Causes an unconditional branch.

Addressing Mode: Relative

BRN Branch Never BRN

Source Forms: BRN dd; LBRN DDDD

Operation: TEMP←MI

Condition Codes: Not affected.

Description: Does not cause a branch. This instruction is essentially a no opera-

tion, but has a bit pattern logically related to branch always.

Addressing Mode: Relative

BSR Branch to Subroutine BSR

Source Forms: BSR dd; LBSR DDDD

Operation: TEMP←MI

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$

PC'←PC+TEMP

Condition Codes: Not affected.

Description: The program counter is pushed onto the stack. The program counter

is then loaded with the sum of the program counter and the offset.

Addressing Mode: Relative

Comments: A return from subroutine (RTS) instruction is used to reverse this pro-

cess and must be the last instruction executed in a subroutine.

BVC Branch on Overflow Clear BVC

Source Forms: BVC dd; LBVC DDDD

Operation: TEMP←MI

IFF V = 0 then PC' ← PC + TEMP

Condition Codes: Not affected.

Description: Tests the state of the V (overflow) bit and causes a branch if it is

clear. That is, branch if the twos complement result was valid. When used after an operation on twos complement binary values, this in-

struction will branch if there was no overflow.

Addressing Mode: Relative

BVS Branch on Overflow Set BVS

Source Forms: BVS dd; LBVS DDDD

Operation: TEMP←MI

IFF V = 1 then PC' ← PC + TEMP

Condition Codes: Not affected.

Description: Tests the state of the V (overflow) bit and causes a branch if it is set.

That is, branch if the twos complement result was invalid. When used after an operation on twos complement binary values, this in-

struction will branch if there was an overflow.

Addressing Mode: Relative

CLR Clear CLR

Source Form: CLR Q

Operation: TEMP←M

M ← 00₁₆

Condition Codes: H — Not affected.

N — Always cleared.Z — Always set.V — Always cleared.C — Always cleared.

Description: Accumulator A or B or memory location M is loaded with 00000000.

Note that the EA is read during this operation.

Addressing Modes: Inherent

CMP (8-Bit) Compare Memory from Register CMP (8-Bit)

Source Forms: CMPA P; CMPB P

Operation: TEMP←R-M

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

Description: Compares the contents of memory location to the contents of the

specified register and sets the appropriate condition codes. Neither memory location M nor the specified register is modified. The carry flag represents a borrow and is set to the inverse of the resulting

binary carry.

Addressing Modes: Immediate

CMP (16-Bit) Compare Memory from Register CMP (16-Bit)

Source Forms: CMPD P; CMPX P; CMPY P; CMPU P; CMPS P

Operation: $TEMP \leftarrow R - M:M + 1$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

Description: Compares the 16-bit contents of the concatenated memory locations

M:M + 1 to the contents of the specified register and sets the appropriate condition codes. Neither the memory locations nor the specified register is modified unless autoincrement or autodecrement are used. The carry flag represents a borrow and is set to the

inverse of the resulting binary carry.

Addressing Modes: Immediate

COM Complement COM

Source Forms: COM Q; COMA; COMB

Operation: $M' \leftarrow O + \overline{M}$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Always set.

Description: Replaces the contents of memory location M or accumulator A or B

with its logical complement. When operating on unsigned values, only BEQ and BNE branches can be expected to behave properly following a COM instruction. When operating on twos complement

values, all signed branches are available.

Addressing Modes: Inherent

CWAI

Clear CC bits and Wait for Interrupt

CWAI

Source Form: C

CWAI #\$XX

E F H I N Z V C

Operation:

CCR ← CCR ∧ MI (Possibly clear masks)

Set E (entire state saved) $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$

Condition Codes:

Affected according to the operation.

Description:

This instruction ANDs an immediate byte with the condition code register which may clear the interrupt mask bits I and F, stacks the entire machine state on the hardware stack and then looks for an interrupt. When a non-masked interrupt occurs, no further machine state information need be saved before vectoring to the interrupt handling routine. This instruction replaced the MC6800 CLI WAI sequence, but does not place the buses in a high-impedance state. A FIRQ (fast interrupt request) may enter its interrupt handler with its entire machine state saved. The RTI (return from interrupt) instruction will automatically return the entire machine state after testing the E (entire) bit of the recovered condition code register.

Addressing Mode: Immediate

Comments: The following immediate values will have the following results:

FF = enable neither EF = enable IRQ BF = enable FIRQ AF = enable both DAA

Decimal Addition Adjust

DAA

Source Form: DAA

Operation: ACCA' ← ACCA + CF (MSN):CF(LSN)

where CF is a Correction Factor, as follows: the CF for each nibble

(BCD) digit is determined separately, and is either 6 or 0.

Least Significant Nibble CF(LSN) = 6 IFF 1) C = 1 or 2) LSN>9

Most Significant Nibble CF(MSN) = 6 IFF 1) C = 1 or 2) MSN>9

or 3) MSN>8 and LSN>9

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Undefined.

C — Set if a carry is generated or if the carry bit was set before the

operation; cleared otherwise.

Description: The sequence of a single-byte add instruction on accumulator A

(either ADDA or ADCA) and a following decimal addition adjust instruction results in a BCD addition with an appropriate carry bit. Both values to be added must be in proper BCD form (each nibble such that: $0 \le \text{nibble} \le 9$). Multiple-precision addition must add the carry generated by this decimal addition adjust into the next higher digit during the add operation (ADCA) immediately prior to the next

decimal addition adjust.

Addressing Mode: Inherent

DEC Decrement DEC

Source Forms: DEC Q; DECA; DECB

Operation: $M' \leftarrow M - 1$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the original operand was 10000000; cleared otherwise.

C — Not affected.

Description: Subtract one from the operand. The carry bit is not affected, thus

allowing this instruction to be used as a loop counter in multipleprecision computations. When operating on unsigned values, only BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches

are available.

Addressing Modes: Inherent

EOR Exclusive OR EOR

Source Forms: EORA P; EORB P

Operation: $R' \leftarrow R \oplus M$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: The contents of memory location M is exclusive ORed into an 8-bit

register.

Addressing Modes: Immediate

EXG Exchange Registers EXG

Source Form: EXG R1,R2

Operation: R1 → R2

Condition Codes: Not affected (unless one of the registers is the condition code

register).

Description: Exchanges data between two designated registers. Bits 3-0 of the

postbyte define one register, while bits 7-4 define the other, as

follows:

0000 = A:B1000 = A1001 = B0001 = X0010 = Y1010 = CCR0011 = US 1011 = DPR 0100 = SP1100 = Undefined 0101 = PC1101 = Undefined 0110 = Undefined1110 = Undefined 0111 = Undefined1111 = Undefined

Only like size registers may be exchanged. (8-bit with 8-bit or 16-bit

with 16-bit.)

Addressing Mode: Immediate

INC Increment INC

Source Forms: INC Q; INCA; INCB

Operation: $M' \leftarrow M + 1$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the original operand was 01111111; cleared otherwise.

C — Not affected.

Description: Adds to the operand. The carry bit is not affected, thus allowing this

instruction to be used as a loop counter in multiple-precision computations. When operating on unsigned values, only the BEQ and BNE branches can be expected to behave consistently. When operating on twos complement values, all signed branches are cor-

rectly available.

Addressing Modes: Inherent

JMP JMP Jump

Source Form: JMP EA

Operation: PC'←EA

Condition Codes: Not affected.

Description: Program control is transferred to the effective address.

Addressing Modes: Extended Direct

Indexed

JSR Jump to Subroutine JSR

Source Form: JSR EA

Operation: $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$

SP' ← SP – 1, (SP) ← PCH

PC'←EA

Condition Codes: Not affected.

Description: Program control is transferred to the effective address after storing

the return address on the hardware stack. A RTS instruction should

be the last executed instruction of the subroutine.

Addressing Modes: Extended

Direct Indexed LD (8-Bit) Load Register from Memory

LD (8-Bit)

Source Forms: LDA P; LDB P

Operation: $R' \leftarrow M$

Condition Codes: H — Not affected.

 ${\sf N}\,$ — Set if the loaded data is negative; cleared otherwise.

Z — Set if the loaded data is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Loads the contents of memory location M into the designated

register.

Addressing Modes: Immediate

LD (16-Bit) Load Register from Memory

LD (16-Bit)

LDD P; LDX P: LDY P; LDS P; LDU P **Source Forms:**

 $R' \leftarrow M:M+1$ **Operation:**

Condition Codes: H — Not affected.

> N — Set if the loaded data is negative; cleared otheriwse. Z — Set if the loaded data is zero; cleared otherwise.

V — Always cleared. C — Not affected.

Description: Load the contents of the memory location M:M+1 into the

designated 16-bit register.

Addressing Modes: Immediate

LEA

Load Effective Address

LEA

Source Forms: LEAX, LEAY, LEAS, LEAU

Operation: $R' \leftarrow EA$

Condition Codes: H — Not affected.

N — Not affected.

Z — LEAX, LEAY: Set if the result is zero; cleared otherwise.

LEAS, LEAU: Not affected.

V — Not affected.C — Not affected.

Description: Calculates the effective address from the indexed addressing mode

and places the address in an indexable register.

LEAX and LEAY affect the Z (zero) bit to allow use of these registers

as counters and for MC6800 INX/DEX compatibility.

LEAU and LEAS do not affect the Z bit to allow cleaning up the stack while returning the Z bit as a parameter to a calling routine, and also

for MC6800 INS/DES compatibility.

Addressing Mode: Indexed

Comments: Due to the order in which effective addresses are calculated inter-

nally, the LEAX, X + + and LEAX, X + do not add 2 and 1 (respectively) to the X register; but instead leave the X register unchanged. This also applies to the Y, U, and S registers. For the expected results,

use the faster instruction LEAX 2, X and LEAX 1, X.

Some examples of LEA instruction uses are given in the following

table.

Instruction		Operation	Comment
LEAX	10, X	X + 10 - X	Adds 5-bit constant 10 to X
LEAX	500, X	X + 500 - X	Adds 16-bit constant 500 to X
LEAY	A, Y	Y + A - Y	Adds 8-bit accumulator to Y
LEAY	D, Y	Y + D - Y	Adds 16-bit D accumulator to Y
LEAU	– 10, U	U – 10 – U	Subtracts 10 from U
LEAS	- 10, S	- S - 10 - S	Used to reserve area on stack
LEAS	10, S	S + 10 - S	Used to 'clean up' stack
LEAX	5, S	S+5-X	Transfers as well as adds

LSL Logical Shift Left LSL

Source Forms: LSL Q; LSLA; LSLB

Operation: C - 0

b7 b0

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V - Loaded with the result of the exclusive OR of bits six and

seven of the original operand.

C — Loaded with bit seven of the original operand.

Description: Shifts all bits of accumulator A or B or memory location M one place

to the left. Bit zero is loaded with a zero. Bit seven of accumulator A

or B or memory location M is shifted into the C (carry) bit.

Addressing Modes: Inherent

Extended Direct Indexed

Comments: This is a duplicate assembly-language mnemonic for the single

machine instruction ASL.

LSR Logical Shift Right LSR

Source Forms: LSR Q; LSRA; LSRB

Operation: $0 \rightarrow \square \square \longrightarrow C$

Condition Codes: H -

H — Not affected.

N — Always cleared.

Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Loaded with bit zero of the original operand.

Description: Performs a logical shift right on the operand. Shifts a zero into bit

seven and bit zero into the C (carry) bit.

Addressing Modes: Inherent

MUL Multiply MUL

Source Form: MUL

Operation: ACCA':ACCB' ← ACCA × ACCB

Condition Codes: H — Not affected.

N — Not affected.

Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Set if ACCB bit 7 of result is set; cleared otherwise.

Description: Multiply the unsigned binary numbers in the accumulators and

place the result in both accumulators (ACCA contains the mostsignificant byte of the result). Unsigned multiply allows multiple-

precision operations.

Addressing Mode: Inherent

Comments: The C (carry) bit allows rounding the most-significant byte through

the sequence: MUL, ADCA #0.

NEG Negate NEG

Source Forms: NEG Q; NEGA; NEGB

Operation: $M' \leftarrow 0 - M$

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.
V — Set if the original operand was 10000000.

C — Set if a borrow is generated; cleared otherwise.

Description: Replaces the operand with its twos complement. The C (carry) bit

represents a borrow and is set to the inverse of the resulting binary carry. Note that 80₁₆ is replaced by itself and only in this case is the V (overflow) bit set. The value 00₁₆ is also replaced by itself, and only

in this case is the C (carry) bit cleared.

Addressing Modes: Inherent

Extended Direct

NO P No Operation NOP

Source Form: NOP

Operation: Not affected.

Condition Codes: This instruction causes only the program counter to be incremented.

No other registers or memory locations are affected.

Addressing Mode: Inherent

OR Inclusive OR Memory into Register OR

Source Forms: ORA P; ORB P

Operation: R'←R v M

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Performs an inclusive OR operation between the contents of ac-

cumulator A or B and the contents of memory location M and the

result is stored in accumulator A or B.

Addressing Modes: Immediate

OR Inclusive OR Memory Immediate into Condition Code Register OR

Source Form: ORCC #XX

Operation: R'←R v MI

Condition Codes: Affected according to the operation.

Description: Performs an inclusive OR operation between the contents of the

condition code registers and the immediate value, and the result is placed in the condition code register. This instruction may be used

to set interrupt masks (disable interrupts) or any other bit(s).

Addressing Mode: Immediate

PSHS

Push Registers on the Hardware Stack

PSHS

Source Form: PSHS register list

PSHS #LABEL Postbyte:

b7 b6 b5 b4 b3 b2 b1 b0 IPC I U Υ | X | DP | B CC Α

push order----→

Operation: IFF b7 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$

IFF b6 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$

IFF b5 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYH$

IFF b4 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$

IFF b3 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ IFF b2 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ IFF b1 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$

IFF b0 of postbyte set, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$

Condition Codes: Not affected.

Description: All, some, or none of the processor registers are pushed onto the

hardware stack (with the exception of the hardware stack pointer

itself).

Addressing Mode: Immediate

Comments: A single register may be placed on the stack with the condition

codes set by doing an autodecrement store onto the stack (example:

STX, --S).

PSHU

Push Registers on the User Stack

PSHU

Source Form: PSHU register list

PSHU #LABEL Postbyte:

 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 PC
 U
 Y
 X
 DP
 B
 A
 CC

push order---->

Operation: IFF b7 of postbyte set, then: US'←US-1, (US)←PCL

US' ← US - 1, (US) ← PCH

IFF b6 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow SPL$

US' ← US - 1, (US) ← SPH

IFF b5 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow IYL$

US' ← US – 1, (US) ← IYH

IFF b4 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow IXL$

US' ← US – 1, (US) ← IXH

IFF b3 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow DPR$ IFF b2 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow ACCB$ IFF b1 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow ACCA$ IFF b0 of postbyte set, then: $US' \leftarrow US - 1$, $(US) \leftarrow CCR$

Condition Codes: Not affected.

Description: All, some, or none of the processor registers are pushed onto the

user stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate

Comments: A single register may be placed on the stack with the condition

codes set by doing an autodecrement store onto the stack (example:

STX, --U).

PULS

Pull Registers from the Hardware Stack

PULS

Source Form: PULS register list

PULS #LABEL Postbyte:

b7 b6 b5 b4 b3 b2 b1 b0

PC U Y X DP B A CC

←-----pull order

Operation: IFF b0 of postbyte set, then: $CCR' \leftarrow (SP)$, $SP' \leftarrow SP + 1$

IFF b1 of postbyte set, then: $ACCA' \leftarrow (SP)$, $SP' \leftarrow SP + 1$ IFF b2 of postbyte set, then: $ACCB' \leftarrow (SP)$, $SP' \leftarrow SP + 1$ IFF b3 of postbyte set, then: $DPR' \leftarrow (SP)$, $SP' \leftarrow SP + 1$ IFF b4 of postbyte set, then: $IXH' \leftarrow (SP)$, $SP' \leftarrow SP + 1$

 $IXL' \leftarrow (SP), SP' \leftarrow SP + 1$

IFF b5 of postbyte set, then: IYH' \leftarrow (SP), SP' \leftarrow SP + 1

IYL' ←(SP), SP'←SP+1

IFF b6 of postbyte set, then: USH' \leftarrow (SP), SP' \leftarrow SP + 1

USL' \leftarrow (SP), SP' \leftarrow SP + 1

IFF b7 of postbyte set, then: PCH' \leftarrow (SP), SP' \leftarrow SP + 1

PCL' \leftarrow (SP), SP' \leftarrow SP + 1

Condition Codes: May be pulled from stack; not affected otherwise.

Description: All, some, or none of the processor registers are pulled from the

hardware stack (with the exception of the hardware stack pointer

itself).

Addressing Mode: Immediate

Comments: A single register may be pulled from the stack with condition codes

set by doing an autoincrement load from the stack (example:

LDX $,\dot{S} + +)$.

PULU

Pull Registers from the User Stack

PULU

Source Form: PULU register list

PULU #LABEL
Postbyte:

 b7
 b6
 b5
 b4
 b3
 b2
 b1
 b0

 PC
 U
 Y
 X
 DP
 B
 A
 CC

←----- pull order

Operation: IFF b0 of postbyte set, then: $CCR' \leftarrow (US)$, $US' \leftarrow US + 1$

IFF b1 of postbyte set, then: $ACCA' \leftarrow (US)$, $US' \leftarrow US + 1$ IFF b2 of postbyte set, then: $ACCB' \leftarrow (US)$, $US' \leftarrow US + 1$ IFF b3 of postbyte set, then: $DPR' \leftarrow (US)$, $US' \leftarrow US + 1$ IFF b4 of postbyte set, then: $IXH' \leftarrow (US)$, $US' \leftarrow US + 1$

IXL' ←(US), US'←US+1

IFF b5 of postbyte set, then: IYH' \leftarrow (US), US' \leftarrow US + 1

IYL' ←(US), US'← US + 1

IFF b6 of postbyte set, then: SPH' \leftarrow (US), US' \leftarrow US + 1

SPL' \leftarrow (US), US' \leftarrow US + 1

IFF b7 of postbyte set, then: PCH \leftarrow (US), US' \leftarrow US + 1

PCL' \leftarrow (US), US' \leftarrow US + 1

Condition Codes: May be pulled from stack; not affected otherwise.

Description: All, some, or none of the processor registers are pulled from the user

stack (with the exception of the user stack pointer itself).

Addressing Mode: Immediate

Comments: A single register may be pulled from the stack with condition codes


set by doing an autoincrement load from the stack (example:

LDX, U++).

ROL Rotate Left ROL

Source Forms: ROL Q; ROLA; ROLB

Operation:



Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V - Loaded with the result of the exclusive OR of bits six and

seven of the original operand.

C — Loaded with bit seven of the original operand.

Description: Rotates all bits of the operand one place left through the C (carry)


bit. This is a 9-bit rotation.

Addressing Mode: Inherent

ROR Rotate Right ROR

Source Forms: ROR Q; RORA; RORB

Operation:



Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Not affected.

C — Loaded with bit zero of the previous operand.

Description: Rotates all bits of the operand one place right through the C (carry)

bit. This is a 9-bit rotation.

Addressing Modes: Inherent

RTI Return from Interrupt

Source Form: RTI

Operation: $CCR' \leftarrow (SP), SP' \leftarrow SP + 1, then$

IFF CCR bit E is set, then: ACCA' ← (SP), SP' ← SP + 1

ACCB' \leftarrow (SP), SP' \leftarrow SP + 1 DPR' \leftarrow (SP), SP' \leftarrow SP + 1 IXH' \leftarrow (SP), SP' \leftarrow SP + 1 IXL' \leftarrow (SP), SP' \leftarrow SP + 1 IYH' \leftarrow (SP), SP' \leftarrow SP + 1 IYL' \leftarrow (SP), SP' \leftarrow SP + 1 USH' \leftarrow (SP), SP' \leftarrow SP + 1 USL' \leftarrow (SP), SP' \leftarrow SP + 1 PCH' \leftarrow (SP), SP' \leftarrow SP + 1 PCL' \leftarrow (SP), SP' \leftarrow SP + 1

RTI

IFF CCR bit E is clear, then: PCH' ←(SP), SP'←SP+1

 $PCL' \leftarrow (SP), SP' \leftarrow SP + 1$

Condition Codes: Recovered from the stack.

Description: The saved machine state is recovered from the hardware stack and

control is returned to the interrupted program. If the recovered E (entire) bit is clear, it indicates that only a subset of the machine state was saved (return address and condition codes) and only that subset

is recovered.

Addressing Mode: Inherent

RTS Return from Subroutine RTS

Source Form: RTS

Operation: $PCH' \leftarrow (SP), SP' \leftarrow SP + 1$

PCL' ← (SP), SP' ← SP + 1

Condition Codes: Not affected.

Description: Program control is returned from the subroutine to the calling pro-

gram. The return address is pulled from the stack.

Addressing Mode: Inherent

SBC Subtract with Borrow SBC

Source Forms: SBCA P; SBCB P

Operation: $R' \leftarrow R - M - C$

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

Description: Subtracts the contents of memory location M and the borrow (in the

C (carry) bit) from the contents of the designated 8-bit register, and places the result in that register. The C bit represents a borrow and

is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate

Extended Direct Indexed

SEX Sign Extended SEX

Source Form: SEX

Operation: If bit seven of ACCB is set then ACCA'←FF16

else ACCA'←0016

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Not affected.C — Not affected.

Description: This instruction transforms a twos complement 8-bit value in ac-

cumulator B into a twos complement 16-bit value in the D ac-

cumulator.

ST (8-Bit) Store Register into Memory ST (8-Bit)

Source Forms: STA P; STB P

Operation: $M' \leftarrow R$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Writes the contents of an 8-bit register into a memory location.

Addressing Modes: Extended

Direct Indexed ST (16-Bit) Store Register into Memory ST (16-Bit)

Source Forms: STD P; STX P; STY P; STS P; STU P

Operation: M':M + 1' ← R

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Writes the contents of a 16-bit register into two consecutive memory

locations.

Addressing Modes: Extended

Direct Indexed

SUB (8-Bit) Subtract Memory from Register SUB (8-Bit)

Source Forms: SUBA P; SUBB P

Operation: $R' \leftarrow R - M$

Condition Codes: H — Undefined.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Set if the overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

Description: Subtracts the value in memory location M from the contents of a

designated 8-bit register. The C (carry) bit represents a borrow and is

set to the inverse of the resulting binary carry.

Addressing Modes: Immediate

Extended Direct Indexed

SUB (16-Bit) Subtract Memory from Register SUB (16-Bit)

Source Forms: SUBD P

Operation: $R' \leftarrow R - M:M+1$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if the overflow is generated; cleared otherwise.
C — Set if a borrow is generated; cleared otherwise.

Description: Subtracts the value in memory location M:M + 1 from the contents of

a designated 16-bit register. The C (carry) bit represents a borrow

and is set to the inverse of the resulting binary carry.

Addressing Modes: Immediate

Extended Direct Indexed SWI Software Interrupt SWI

Source Form: SWI

Operation: Set E (entire state will be saved)

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ $Set \ I$, $F \ (mask interrupts)$ $PC' \leftarrow (FFFA)$: (FFFB)

Condition Codes: Not affected.

Description: All of the processor registers are pushed onto the hardware stack

(with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt vector. Both the normal

and fast interrupts are masked (disabled).

SWI2 Software Interrupt 2 SWI2

Source Form: SWI2

Operation: Set E (entire state saved)

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ $SP' \leftarrow (FFF4)$: (FFF5)

Condition Codes: Not affected.

Description: All of the processor registers are pushed onto the hardware stack

(with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 2 vector. This interrupt is available to the end user and must not be used in packaged software. This interrupt does not mask (disable) the normal and fast in-

terrupts.

SWI3 Software Interrupt 3 SWI3

Source Form: SWI 3

Operation: Set E (entire state will be saved)

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$

Condition Codes: Not affected.

Description: All of the processor registers are pushed onto the hardware stack

(with the exception of the hardware stack pointer itself), and control is transferred through the software interrupt 3 vector. This interrupt

does not mask (disable) the normal and fast interrupts.

SYNC

Synchronize to External Event

SYNC

Source Form: SYNC

Operation: Stop processing instructions

Condition Codes: Not affected.

Description: When a SYNC instruction is excuted, the processor enters a syn-

chronizing state, stops processing instructions, and waits for an interrupt. When an interrupt occurs, the synchronizing state is cleared and processing continues. If the interrupt is enabled, and it lasts three cycles or more, the processor will perform the interrupt routine. If the interrupt is masked or is shorter than three cycles, the processor simply continues to the next instruction. While in the synchronizing state, the address and data buses are in the high-

impedance state.

This instruction provides software synchronization with a hardware process. Consider the following example for high-speed acquisition of data:

FAST	SYNC Interrupt!		WAIT FOR DATA	
	LDA	DISC	DATA FROM DISC AND CLEAR INTERRUPT	
	LUA	DISC	DATA PROMI DISC AND CLEAR INTERRUPT	
	STA	,X +	PUT IN BUFFER	
	DECB		COUNT IT, DONE?	
	BNE	FAST	GO AGAIN IF NOT.	

The synchronizing state is cleared by any interrupt. Of course, enabled interrupts at this point may destroy the data transfer and, as such, should represent only emergency conditions.

The same connection used for interrupt-driven I/O service may also be used for high-speed data transfers by setting the interrupt mask and using the SYNC instruction as the above example demonstrates.

TFR Transfer Register to Register TFR

Source Form: TFR R1, R2

Operation: $R1 \rightarrow R2$

Condition Code: Not affected unless R2 is the condition code register.

Description: Transfers data between two designated registers. Bits 7-4 of the

postbyte define the source register, while bits 3-0 define the destina-

tion register, as follows:

0000 = A:B1000 = A0001 = X1001 = B0010 = Y1010 = CCR 0011 = US 1011 = DPR 0100 = SP1100 = Undefined 0101 = PC1101 = Undefined 0110 = Undefined 1110 = Undefined 0111 = Undefined 1111 = Undefined

Only like size registers may be transferred. (8-bit to 8-bit, or 16-bit to

16-bit.)

Addressing Mode: Immediate

Source Forms: TST Q; TSTA; TSTB

Operation: $TEMP \leftarrow M - 0$

Condition Codes: H — Not affected.

N — Set if the result is negative; cleared otherwise.
Z — Set if the result is zero; cleared otherwise.

V — Always cleared.C — Not affected.

Description: Set the N (negative) and Z (zero) bits according to the contents of

memory location M, and clear the V (overflow) bit. The TST instruction provides only minimum information when testing unsigned values; since no unsigned value is less than zero, BLO and BLS have no utility. While BHI could be used after TST, it provides exactly the same control as BNE, which is preferred. The signed branches are

available.

Addressing Modes: Inherent

Extended Direct Indexed

Comments: The MC6800 processor clears the C (carry) bit.

FIRQ

Fast Interrupt Request (Hardware Interrupt)



Operation: IFF F bit clear, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$

Clear E (subset state is saved)

SP' ← SP – 1, (SP) ← CCR

Set F, I (mask further interrupts)

 $PC' \leftarrow (FFF6):(FFF7)$

Condition Codes: Not affected.

Description: A FIRQ (fast interrupt request) with the F (fast interrupt request

mask) bit clear causes this interrupt sequence to occur at the end of the current instruction. The program counter and condition code register are pushed onto the hardware stack. Program control is transferred through the fast interrupt request vector. An RTI (return from interrupt) instruction returns the processor to the original task. It is possible to enter the fast interrupt request routine with the entire machine state saved if the fast interrupt request occurs after a clear and wait for interrupt instruction. A normal interrupt request has lower priority than the fast interrupt request and is prevented from interrupting the fast interrupt request routine by automatic setting of the I (interrupt request mask) bit. This mask bit could then be reset during the interrupt routine if priority was not desired. The fast interrupt request allows operations on memory, TST, INC, DEC, etc. instructions without the overhead of saving the entire machine state

on the stack.

IRQ

Interrupt Request (Hardware Interrupt)

IRQ

Operation: IFF I bit clear, then: $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCA$ Set E (entire state saved) $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$

Set I (mask further IRQ interrupts)

 $PC' \leftarrow (FFF8):(FFF9)$

Condition Codes: Not affected.

Description: If the I (interrupt request mask) bit is clear, a low level on the IRQ in-

put causes this interrupt sequence to occur at the end of the current instruction. Control is returned to the interrupted program using a RTI (return from interrupt) instruction. A FIRQ (fast interrupt request) may interrupt a normal IRQ (interrupt request) routine and be

recognized anytime after the interrupt vector is taken.

NMI

Non-Maskable Interrupt (Hardware Interrupt)



Operation: $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCL$

 $SP' \leftarrow SP - 1$, $(SP) \leftarrow PCH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow USH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IYL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXL$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow IXH$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow DPR$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow ACCB$ $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ Set E (entire state save) $SP' \leftarrow SP - 1$, $(SP) \leftarrow CCR$ Set I, F (mask interrupts) $PC' \leftarrow (FFFC)$: (FFFD)

Condition Codes: Not affected.

Description: A negative edge on the NMI (non-maskable interrupt) input causes

all of the processor's registers (except the hardware stack pointer) to be pushed onto the hardware stack, starting at the end of the current instruction. Program control is transferred through the NMI vector. Successive negative edges on the NMI input will cause successive NMI operations. Non-maskable interrupt operation can be internally blocked by a RESET operation and any non-maskable interrupt that occurs will be latched. If this happens, the non-maskable interrupt operation will occur after the first load into the

stack pointer (LDS; TFR r,s; EXG r,s; etc.) after RESET.

RESTART Restart (Hardware Interrupt) RESTART

Operation: CCR' ← X1X1XXXX

DPR'←0016

PC'←(FFFE):(FFFF)

Condition Codes: Not affected.

Description: The processor is initialized (required after power-on) to start pro-

gram execution. The starting address is fetched from the restart vec-

tor.

Addressing Mode: Extended Indirect

APPENDIX B ASSIST09 MONITOR PROGRAM

B.1 GENERAL DESCRIPTION

The M6809 is a high-performance microprocessor which supports modern programming techniques such as position-independent, reentrancy, and modular programming. For a software monitor to take advantage of such capabilities demands a more refined and sophisticated user interface than that provided by previous monitors. ASSIST09 is a monitor which supports the advanced features that the M6809 makes possible. ASSIST09 features include the following:

- Coded in a position (address) independent manner. Will execute anywhere in the 64K address space.
- Multiple means available for installing user modifications and extensions.
- Full complement of commands for program development including breakpoint and trace.
- Sophisticated monitor calls for completely address-independent user program services.
- RAM work area is located relative to the ASSIST09 ROM, not at a fixed address as with other monitors.
- Easily adapted to real-time environments.
- Hooks for user command tables, I/O handlers, and default specifications.
- A complete user interface with services normally only seen in full disk operating systems.

The concise instruction set of the M6809 allows all of these functions and more to be contained in only 2048 bytes.

The ASSIST09 monitor is easily adapted to run under control of a real-time operating system. A special function is available which allows voluntary time-slicing, as well as forced time-slicing upon the use of several service routines by a user program.

B.2 IMPLEMENTATION REQUIREMENTS

Since ASSIST09 was coded in an address-independent manner, it will properly execute anywhere in the 64K address space of the M6809. However, an assumption must be made regarding the location of a work area needed to hold miscellaneous variables and the default stack location. This work area is called the page work area and it is addressed within ASSIST09 by use of the direct page register. It is located relative to the start of the

ASSIST09 ROM by an offset of -1900 hexadecimal. Assuming ASSIST09 resides at the top of the memory address space for direct control of the hardware interrupt vectors, the memory map would appear as shown in Figure B-1.




Figure B-1. Memory Map

If F800 is not the start of the monitor ROM the addresses would change, but the relative locations would remain the same except for the programmable timer module (PTM) and asynchronous communications interface adapter (ACIA) default addresses which are fixed.

The default console input/output handlers access an ACIA located at E008. For trace commands, a PTM with default address E000 is used to force an NMI so that single instructions may be executed. These default addresses may easily be changed using one of several methods. The console I/O handlers may also be replaced by user routines. The PTM is initialized during the MONITR service call (see Paragraph B.9 SERVICES) to fireup the monitor unless its default address has been changed to zero, in which case no PTM references will occur.

B.3 INTERRUPT CONTROL

Upon reset, a vector table is created which contains, among other things, default interrupt vector handler appendage addresses. These routines may easily be replaced by user appendages with the vector swap service described later. The default actions taken by the appendages are as follows:

RESET — Build the ASSIST09 vector table and setup monitor defaults, then invoke the monitor startup routine.

SWI — Request a service from ASSIST09.

FIRQ — An immediate RTI is done.

SWI2, SWI3, IRQ, Reserved, NMI — Force a breakpoint and enter the command processor.

The use of $\overline{\text{IRQ}}$ is recommended as an abort function during program debugging sessions, as breakpoints and other ASSIST09 defaults are reinitialized upon RESET. Only the primary software interrupt instruction (SWI) is used, not the SWI2 or SWI3. This avoids page fault problems which would otherwise occur with a memory management unit as the SWI2 and SWI3 instructions do not disable interrupts.

Counter number one of the PTM is used to cause an NMI interrupt for the trace and break-point commands. At RESET the control register for timer one is initialized for tracing purposes. If no tracing or breakpointing is done then the entire PTM is available to the user. Otherwise, only counters two and three are available. Although control register two must be used to initialize control register one, ASSIST09 returns control register two to the same value it has after a RESET occurs. Therefore, the only condition imposed on a user program is that if the "operate/preset" bit in control register one must be turned on, \$A7 should be stored, \$A6 should be stored if it must be turned off.

B.4 INITIALIZATION

During ASSIST09 execution, a vector table is used to address certain service routines and default values. This table is generated to provide easily changed control information for user modifications. The first byte of the ASSIST09 ROM contains the start of a subroutine which initializes the vector table along with setting up certain default values before returning to the caller.

If the ASSIST09 RESET vector receives control, it does three things:

- 1. Assigns a default stack in the work space,
- 2. Calls the aforementioned subroutine to initialize the vector table, and
- 3. Fires up the ASSIST09 monitor proper with a MONITR SWI service request.

However, a user routine can perform the same functions with a bonus. After calling the vector intitialization subroutine, it may examine or alter any of the vector table values before starting normal ASSIST09 processing. Thus, a user routine may "bootstrap" ASSIST09 and alter the default standard values.

Another method of inserting user modifications is to have a user routine reside at an extension ROM location 2K below the start of the ASSIST09 ROM. The vector table initialization routine mentioned above, looks for a "BRA*" flag (\$20FE) at this address, and if found calls the location following the flag as a subroutine with the U register pointing to the vector table. Since this is done after vector table initialization, any or all defaults may be altered at this time. A big advantage to using this method is that the modifications are "automatic" in that upon a RESET condition the changes are made without overt action required such as the execution of a memory change command.

No special stack is used during ASSIST09 processing. This means that the stack pointer must be valid at all interruptable times and should contain enough room for the stacking of at least 21 bytes of information. The stack in use during the initial MONITR service call to start up ASSIST09 processing becomes the "official" stack. If any later stack validity checks occur, this same stack will be re-based before entering the command handler.

ASSIST09 uses a work area which is addressed at an offset from the start of the ASSIST09 ROM. The offset value is -1900 hexadecimal. This points to the base page used during monitor execution and contains the vector table as well as the start of the default stack. If the default stack is used and it exceeds 81 bytes in size, then contiguous RAM must exist below this base work page for proper extension of the stack.

B5. INPUT/OUTPUT CONTROL

Output generated by use of the ASSIST09 services may be halted by pressing any key, causing a 'FREEZE' mode to be entered. The next keyboard entry will release this condition allowing normal output to continue. Commands which generate large amounts of output may be aborted by entering CANCEL (CONTROL-X). User programs may also monitor for CANCEL along with the 'FREEZE' condition even when not performing console I/O (PAUSE service).

B.6 COMMAND FORMAT

There are three possible formats for a command:

- <Command> CR
- <Command> <Expression1> CR
- <Command> <Expression1> <Expression2> CR

The space character is used as the delimiter between the command and all arguments. Two special quick commands need no carriage return, "." and "!". To re-enter a command once a mistake is made, type the CANCEL (CONTROL-X) key.

Each "expression" above consists of one or more values separated by an operator. Values can be hex strings, the letters "P", "M", and "W", or the result of a function. Each hexadecimal string is converted internally to a 16-bit binary number. The letter "P" stands for the current program counter, "M" for the last memory examine/change address, and "W" for the window value. The window value is set by using the WINDOW command.

One function exists and it is the INDIRECT function. The character "@" following a value replaces that value with the 16-bit number obtained by using that value as an address.

Two operators are allowed, "+" and "-" which cause addition and subtraction. Values are operated on in a left-to-right order.

Examples:

- 480 hexadecimal 480
- W+3 value of window plus three
- P-200 current program counter minus 200 hexadecimal
- M W current memory pointer minus window value
- 100@ value of word addressed by the two bytes at 100 hexadecimal
- P+1@ value addressed by the word located one byte up from the current program counter

B.7 COMMAND LIST

Table B-1 lists the commands available in the ASSIST09 monitor.

Table B-1. Command List

Command Name	Description	Command Entry
Breakpoint	Set, clear, display, or delete breakpoints	В
Call	Call program as subroutine	С
Display	Display memory block in hex and ASCII	D
Encode	Return indexed postbyte value	E
Go	Start or resume program execution	G
Load	Load memory from tape	L
Memory	Examine or alter memory	M
	Memory change or examine last referenced	/
	Memory change or examine	hex/
Null	Set new character and new line padding	N
Offset	Compute branch offsets	0
Punch	Punch memory on tape	Р
Registers	Display or alter registers	R
Stlevel	Alter stack trace level value	S
Trace	Trace number of instructions	T
	Trace one instruction	
Verify	Verify tape to memory load	V
Window	Set a window value	W

B.8 COMMANDS

Each of the commands are explained on the following pages. They are arranged in alphabetical order by the command name used in the command list. The command name appears at each margin and in slightly larger type for easy reference.

BREAKPOINT

BREAKPOINT

Format: Breakpoint

Breakpoint -

Breakpoint < Address>
Breakpoint - < Address>

Operation: Set or change the breakpoint table. The first format displays all breakpoints.

The second clears the breakpoint table. The third enters an address into the table. The fourth deletes an address from the table. At reset, all breakpoints

are deleted. Only instructions in RAM may be breakpointed.

CALL

Format: Call

Call < Address>

Operation: Call and execute a user routine as a subroutine. The current program counter

will be used unless the address is specified. The user routine should eventually terminate with a "RTS" instruction. When this occurs, a breakpoint will en-

sue and the program counter will point into the monitor.

DISPLAY

DISPLAY

Format: Display < From>

Display < From > < Length > Display < From > < To >

Operation: Display contents of memory in hexadecimal and ASCII characters. The second argument, when entered, is taken to be a length if it is less than the first, otherwise it is the ending address. A default length of 16 decimal is assumed for the first format. The addresses are adjusted to include all bytes within the surrounding modulo 16 address byte boundary. The CANCEL (CONTROL-X) key may be entered to abort the display. Care must be exercised when the last 15 bytes of memory are to be displayed. The < Length > option should always

be used in this case to assure proper termination: D FFE0 40

Examples:

- D M 10 Display 16 bytes surrounding the last memory location examined.
- D E000 F000 Display memory from E000 to F000 hex.

ENCODE

ENCODE

Format: Encode < Indexed operand >

Operation: The encode command will return the indexing instruction mode postbyte value from the entered assembler-like syntax operand. This is useful when hand coding instructions. The letter "H" is used to indicate the number of hex digits needed in the expression as shown in the following examples:

E ,Y — Return zero offset to Y register postbyte.

E [HHHH,PCR] — Return two byte PCR offset using indirection.

E [,S++] — Return autoincrement S by two indirect.

E H,X — Return 5-bit offset from X.

Note that one "H" specifies a 5-bit offset, and that the result given will have zeros in the offset value position. This comand does not detect all incorrectly specified syntax or illegal indexing modes.

GO

Format: Go

Go < Address >

Operation: Execute starting from the address given. The first format will continue from

the current program counter setting. If it is a breakpoint no break will be taken. This allows continuation from a breakpoint. The second format will

breakpoint if the address specified is in the breakpoint list.

LOAD

Format: Load

Load < Offset >

Operation: Load a tape file created using the S1-S9 format. The offset option, if used, is

added to the address on the tape to specify the actual load address. All offsets are positive, but wrap around memory modulo 64K. Depending on the equipment involved, after the load is complete a few spurious characters may still be sent by the input device and interpreted as command characters. If this happens, a CANCEL (CONTROL-X) should be entered to cause such characters to be ignored. If the load was not successful a "?" is displayed.

MEMORY

MEMORY

Format: MEMORY < Address > /

<Address>/

1

Operation: Initiate the memory examine/change function. The second format will not accept an expression for the address, only a hex string. The third format defaults to the address displayed during the last memory change/examine function. (The same value is obtained in expressions by use of the letter "M".) After activation, the following actions may be taken until a carriage return is entered:

<expr></expr>	Replaces the byte with the specified value. The value may be an expression.
00405	

SPACE Go to next address and print the byte value.

, (Comma) Go to next address without printing the byte

value.

LF (Line feed) Go to next address and print it along with the

byte value on the next line.

∧ (Circumflex or Up arrow) Go the previous address and print

it along with the byte value on the next line.

Print the current address with the byte value on the next

line.

CR (Carriage return) Terminate the command.

'<Text>' Replace succeeding bytes with ASCII characters until the

second apostrophe is entered.

If a change attempt fails (i.e., the location is not valid RAM) then a question mark will appear and the next location displayed.

NULL

Format: Null < Specification >

Operation: Set the new line and character padding count values. The expression value is treated as two values. The upper two hex represent the character pad count, and the lower two the new line pad count (triggered by a carriage return). An expression of less than three hex digits will set the character pad count to zero. The values must range from zero to 7F hexadecimal (127 decimal).

Example:

N 3 — Set the character count to zero and new line count to three.

N 207 — Set character padding count to two and new line count to seven.

Settings for TI Silent 700 terminals are:

Baud	Setting
100	0
300	4
1200	317
2400	72F

OFFSET

OFFSET

Format: Offset <Offset addr> <To instruction>

Operation: Print the one and two byte offsets needed to perform a branch from the first expression to the instruction. Thus, offsets for branches as well as indexed mode instructions which use offsets may be obtained. If only a four byte value is printed, then a short branch count cannot be done between the two addresses.

Example:

0 P+2 A000 — Compute offsets needed from the current program counter plus two to A000.

PUNCH PUNCH

Format: Punch < From > < To >

Operation: Punch or record formatted binary object tape in S1-S9 (MIKBUG) format.

REGISTER

REGISTER

Format: Register

Operation: Print the register set and prompt for a change. At each prompt the following

may be entered.

SPACE Skip to the next register prompt

< Expr> SPACE Replace with the specified value and prompt for the next

register.

< Expr> CR (carriage return) Replace with the specified value and ter-

minate the command.

CR Terminate the command.

MIKBUG is a trademark of Motorola Inc.

STLEVEL

STLEVEL

Format: Stlevel

Stlevel < Address>

Operation: Set the stack trace level for inhibiting tracing information. As long as the stack is at or above the stack level address, the trace display will continue. However, when lower than the address it is inhibited. This allows tracing of a routine without including all subroutine and lower level calls in the trace information. Note that tracing through a ASSIST09 "SWI" service request may also temporarily supress trace output as explained in the description of the trace command. The first format sets the stack trace level to the current program stack value.

TRACE TRACE

Format: Trace < Count >

. (period)

Operation: Trace the specified number of instructions. At each trace, the opcode just executed will be shown along with the register set. The program counter in the register display points to the NEXT instruction to be executed. A CANCEL (CONTROL-X) will prematurely halt tracing. The second format (period) will cause a single trace to occur. Breakpoints have no effect during the trace. Selected portions of a trace may be disabled using the STLEVEL command. Instructions in ROM and RAM may be traced, whereas breakpoints may be done only in RAM. When tracing through a ASSIST09 service request, the trace display will be supressed starting two instructions into the monitor until shortly before control is returned to the user program. This is done to avoid an inordinate amount of displaying because ASSIST09, at times, performs a sizeable amount of processing to provide the requested services.

VERIFY VERIFY

Format: Verify

Verify < Offset >

Operation: Verify or compare the contents of memory to the tape file. This command has

the same format and operation as a LOAD command except the file is com-

pared to memory. If the verify fails for any reason a "?" is displayed.

WINDOW

WINDOW

Format: Window < Value >

Operation: Set the window to a value. This value may be referred to when entering ex-

pressions by use of the letter "W". The window may be set to any 16-bit value.

B.9 SERVICES

The following describes services provided by the ASSIST09 monitor. These services are invoked by using the "SWI" instruction followed by a one byte function code. All services are designed to allow complete address independence both in invocation and operation. Unless specified otherwise, all registers are transparent over the "SWI" call. In the following descriptions, the terms "input handler" and "output handler" are used to refer to appendage routines which may be replaced by the user. The default routines perform standard I/O through an ACIA for console operations to a terminal. The ASCII CANCEL code can be entered on most terminals by depressing the CONTROL and X keys simultaneously. A list of services is given in Table B-2.

Table B-2. Services

Service	Entry	Code	Description
Obtain input character	INCHP	0	Obtain the input character in register A from the input handler
Output a character	OUTCH	1	Send the character in the register A to the output handler
Send string	PDATA1	2	Send a string of characters to the output handler
Send new line and string	PDATA	3	Send a carriage return, line feed, and string of characters to the output handler
Convert byte to hex	OUT2HS	4	Display the byte pointed to by the X register in hex
Convert word to hex	OUT4HS	5	Display the word pointed to by the X register in hex
Output to next line	PCRLF	6	Send a carriage return and line feed to the output handler
Send space	SPACE	7	Send a blank to the output handler
Fireup ASSIST09	MONITR	8	Enter the ASSIST09 monitor
Vector swap	VCTRSW	9	Examine or exchange a vector table entry
User breakpoint	BRKPT	10	Display registers and enter the command handler
Program break and check	PAUSE	11	Stop processing and check for a freeze or cancel condition

BRKPT User Breakpoint

BRKPT

Arguments: None

Code:

10

A disabled breakpoint is taken. The registers are displayed and the com-Result:

mand handler of ASSIST09 is entered.

Description: Establishes user breakpoints. Both SWI2 and SWI3 default appendages

cause a breakpoint as well, but do not set the I and F mask bits. However, since they may both be replaced by user routines the breakpoint service always ensures breakpoint availability. These user breakpoints have nothing to do with system breakpoints which are handled differently by the

ASSIST09 monitor.

Example: BRKPT **EQU** 10 INPUT CODE FOR BRKPT

> SWI REQUEST SERVICE FCB BRKPT **FUNCTION CODE BYTE**

INCHP INCHP Obtain Input Character

Code: 0

Arguments: None

Result: Register A contains a character obtained from the input handler.

Description: Control is not returned until a valid input character is received from the in-

put handler. The input character will have its parity bit (bit 7) stripped and forced to a zero. All NULL (\$00) and RUBOUT (\$7F) characters are ignored and not returned to the caller. The ECHO flag, which may be changed by the vector SWAP service, determines whether or not the input character is echoed to the output handler (full duplex operation). The default at reset is to echo input. When a carriage return (\$0D) is received, line feed (\$A0) is

automatically sent back to the output handler.

Example: **INCHNP** EQU 0 INPUT CODE FOR INCHP

> SWI PERFORM SERVICE CALL **FCB** INCHNP **FUNCTION FOR INCHNP**

A REGISTER NOW CONTAINS NEXT CHARACTER

MONITR

Startup ASSIST09

MONITR

Code: 8

Arguments: S→Stack to become the "official" stack

DP - Direct page default for executed user programs

A=0 Call input and output console initialization handlers and give the

"ASSIST09" startup message

A#0 Go directly to the command handler

Result: ASSIST09 is entered and the comand handler given control

Description: The purpose for this function is to enter ASSIST09, either after a system reset, or when a user program desires to terminate. Control is not returned unless a "GO" or "CALL" command is done without altering the program counter. ASSIST09 runs on the passed stack, and if a stack error is detected during user program execution this is the stack that is rebased. The direct page register value in use remains the default for user program execution.

> The ASSIST09 restart vector routine uses this function to startup monitor processing after calling the vector build subroutine as explained in IN-ITIALIZATION.

> If indicated by the A register, the input and output initialization handlers are called followed by the sending of the string "ASSIST09" to the output handler. The programmable timer (PTM) is initialized, if its address is not zero, such that register 1 can be used for causing an NMI during trace commands. The command handler is then entered to perform the command request prompt.

MONITR
۷

LOOP **CLRA** PREPARE ZERO PAGE REGISTER AND

INITIALIZATION PARAMETER

SET DEFAULT PAGE VALUE TFR A.DP LEAS STACK, PCR SETUP DEFAULT STACK VALUE

SWI REQUEST SERVICE

FCB MONITR **FUNCTION CODE BYTE**

BRA LOOP REENTER IF FALLOUT OCCURS OUTCH

Output a Character

OUTCH

Code: 1

Arguments: Register A contains the byte to transmit.

Result: The character is sent to the output handler

The character is set as follows ONLY if a LINEFEED was the character to

transmit:

CC = 0 if normal output occurred.

CC = 1 if CANCEL was entered during output.

Description: If a FREEZE Occurs (any input character is received) then control is not

returned to the user routine until the condition is released. The FREEZE condition is checked for only when a linefeed is being sent. Padding null characters (\$00) may be sent following the outputted character depending on the current setting of the NULLS command. For DLE (Data Link Escape), character nulls are never sent. Otherwise, carriage returns (\$00) receive the new line count of nulls, all other characters the character count of nulls.

Example: OUTCH EQU 1 INPUT CODE FOR OUTCH

LDA #'0 LOAD CHARACTER "0"

SWI SEND OUT WITH MONITOR CODE

FCB OUTCH SERVICE CODE BYTE

OUT2HS

Convert Byte to Hex

OUT2HS

Code: 4

Arguments: Register X points to a byte to display in hex.

Result: The byte is converted to two hex digits and sent to the output handler

followed by a blank.

Example: OUT2HS EQU 4 INPUT CODE FOR OUT2HS

LEAX DATA, PCR POINT TO 'DATA' TO DECODE

SWI REQUEST SERVICE FCB OUT2HS SERVICE CODE BYTE

OUT4HS

Convert Word to Hex

OUT4HS

Code: 5

Arguments: Register X points to a word (two bytes) to display in hex.

Result: The word is converted to four hex digits and sent to the output handler

followed by a blank.

Example: OUT4HS EQU 5 INPUT CODE FOR OUT4HS

LEAX DATA, PCR LOAD 'DATA' ADDRESS TO DECODE

SWI REQUEST ASSIST09 SERVICE

FCB OUT4HS SERVICE CODE BYTE

PAUSE

Program Break and Check

PAUSE

Code: 11

Arguments: None

Result: CC = 0 For a normal return.

CC=1 If a CANCEL was entered during the interim.

Description: The PAUSE service should be used whenever a significant amount of pro-

cessing is done by a program without any external interaction (such as console I/O). Another use of the PAUSE service is for the monitoring of FREEZE or CANCEL requests from the input handler. This allows multi-tasking operating systems to receive control and possibly re-dispatch other programs in a timeslice-like fashion. Testing for FREEZE and CANCEL conditions is performed before return. Return may be after other tasks have had a chance to execute, or after a FREEZE condition is lifted. In a one task

system, return is always immediate unless a FREEZE occurs.

PCRLF

Output to Next Line

PCRLF

Code: 6

Arguments: None

Result: A carriage return and line feed are sent to the output handler.

C = 1 if normal output occurred.

C = 1 if CONTROL-X was entered during output.

Description: If a FREEZE occurs (any input character is received), then control is not

returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding characters may be sent as described under the OUTCH service.

Example: PCRLF EQU 6 INPUT CODE PCRLF

SWI REQUEST SERVICE FCB PCRLF SERVICE CODE BYTE

PDATA

Send New Line and String

PDATA

Code: 3

Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).

Result: The string is sent to the output handler following a carriage return and line

feed.

CC = 0 if normal output occurred.

CC = 1 if CONTROL-X was entered during output.

Description: The output string may contain embedded carriage returns and line feeds

thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding

characters may be sent as described by the OUTCH function.

PDATA

Send New Line and String (Continued)

PDATA

Example: PDATA EQU 3 INPUT CODE FOR PDATA

MSGOUT FCC 'THIS IS A MULTIPLE LINE MESSAGE.'

FCB \$0A, \$0D LINE FEED, CARRIAGE RETURN

FCC 'THIS IS THE SECOND LINE.'

FCB \$04 STRING TERMINATOR

LEAX MSGOUT, PCR LOAD MESSAGE ADDRESS

SWI REQUEST A SERVICE FCB PDATA SERVICE CODE BYTE

PDATA1

Send String

PDATA1

Code: 2

Arguments: Register X points to an output string terminated with an ASCII EOT (\$04).

Result: The string is sent to the output handler.

CC = 0 if normal output occurred.

CC = 1 if CONTROL-X was entered during output.

Description: The output string may contain embedded carriage returns and line feeds

thus allowing several lines of data to be sent with one function call. If a FREEZE occurs (any input character is received), then control is not returned to the user routine until the condition is released. The string is completely sent regardless of any FREEZE or CANCEL events occurring. Padding

characters may be sent as described by the OUTCH function.

Example: PDATA EQU 2 INPUT CODE FOR PDATA1

MSG FCC 'THIS IS AN OUTPUT STRING'

FCB \$04 STRING TERMINATOR

LEAX MSG, PCR LOAD 'MSG' STRING ADDRESS

SWI REQUEST A SERVICE

FCB PDATA1 SERVICE CODE BYTE

SPACE

Single Space Output

SPACE

Code: 7

Arguments: None

Result: A space is sent to the output handler.

Description: Padding characters may be sent as described under the OUTCH service.

Example: SPACE EQU 7 INPUT CODE SPACE

SWI REQUEST ASSIST09 SERVICE

FCB SPACE SERVICE CODE BYTE

VCTRSW Vector Swap VCTRSW

Code: 9

Arguments: Register A contains the vector swap input code.

Register X contains zero or a replacement value.

Result: Register X contains the previous value for the vector.

Description: The vector swap service examines/alters a word entry in the ASSIST09 vec-

tor table. This table contains pointers and default values used during monitor processing. The entry is replaced with the value contained in the X register unless it is zero. The codes available are listed in Table B-3.

Example: VCTRSW EQU 9 INPUT CODE VCTRSW

.IRQ EQU 12 IRQ APPENDAGE SWAP FUNCTION

CODE

LEAX MYIRQH,PCR LOAD NEW IRQ HANDLER ADDRESS

LDA #.IRQ LOAD SUBCODE FOR VECTOR SWAP

SWI REQUEST SERVICE FCB VCTRSW SERVICE CODE BYTE

X NOW HAS THE PREVIOUS APPENDAGE ADDRESS

B.10 VECTOR SWAP SERVICE

The vector swap service allows user modifications of the vector table to be easily installed. Each vector handler, including the one for SWI, performs a validity check on the stack before any other processing. If the stack is not pointing to valid RAM, it is reset to the initial value passed to the MONITR request which fired-up ASSIST09 after RESET. Also, the current register set is printed following a "?" (question mark) and then the command handler is entered. A list of each entry in the vector table is given in Table B-3.

Table B-3. Vector Table Entries

Entry	Code	Description
.AVTBL	0	Returns address of vector table
.CMDL1	2	Primary command list
.RSVD	4	Reserved MC6809 interrupt vector appendage
.SWI3	6	Software interrupt 3 interrupt vector appendage
.SWI2	8	Software interrupt 2 interrupt vector appendage
.FIRQ	10	Fast interrupt request vector appendage
.IRQ	12	Interrupt request vector appendage
.SWI	14	Software interrupt vector appendage
.NMI	16	Non-maskable interrupt vector appendage
.RESET	18	Reset interrupt vector appendage
.CION	20	Input console intiialization routine
.CIDTA	22	Input data byte from console routine
.CIOFF	24	Input console shutdown routine
.COON	26	Output console initialization routine
.CODTA	28	Output/data byte to console routine
.COOFF	30	Output console shutdown routine
.HSDTA	32	High speed display handler routine
.BSON	34	Punch/load initialization routine
.BSDTA	36	Punch/load handler routine
.BSOFF	38	Punch/load shutdown routine
.PAUSE	40	Processing pause routine
.CMDL2	44	Secondary command list
.ACIA	46	Address of ACIA
.PAD	48	Character and new line pad counts
.ECHO	50	Echo flag
.PTM	52	Programmable timer module address

The following pages describe the purpose of each entry and the requirements which must be met for a user replaceable value or routine to be successfully substituted.

.ACIA ACIA ACIA

Code: 46

Description: This entry contains the address of the ACIA used by the default console in-

put and output device handlers. Standard ASSIST09 initialization sets this value to hexadecimal E008. If this must be altered, then it must be done before the MONITR startup service is invoked, since that service calls the .COON and .COIN input and output device initialization routines which in-

itialize the ACIA pointed to by this vector slot.

.AVTBL Return Address of Vector Table .AVTBL

Code: 0

Description: The address of the vector table is returned with this code. This allows mass

changes to the table without individual calls to the vector swap service. The code values are identical to the offsets in the vector table. This entry

should never be changed, only examined.

.BSDTA

Punch/Load Handler Routine

.BSDTA

Code: 36

Description: This entry contains the address of a routine which performs punch, load, and verify operations. The .BSON routine is always executed before the routine is given control. This routine is given the same parameter list documented for .BSON. The default handler uses the .CODTA routine to punch or the .CIDTA routine to read data in S1/S9 (MIKBUG) format. The function code byte must be examined to determine the type request being handled.

A return code must be given which reflects the final processing disposition:

Z = 1 Successful completion

or

Z = 0 Unsuccessful completion.

The .BSOFF routine will be called after this routine is completed.

.BSOFF

Punch/Load Shutdown Routine

.BSOFF

Code: 38

Description: This entry points to a subroutine which is designated to terminate device processing for the punch, load, and verify handler .BSDTA. The stack contains a parameter list as documented for the .BSON entry. The default ASSIST09 routine issues DC4 (\$14 or stop) and DC3 (\$13 or x-off) followed by a one second delay to give the reader/punch time to stop. Also, an internally used flag by the INCHP service routine is cleared to reverse the effect caused by its setting in the .BSON handler. See that description for an explanation of the proper use of this flag.

BSON

Punch/Load Initialization Routine

.BSON

Code: 34

Description: This entry points to a subroutine with the assigned task of turning on the device used for punch, load, and verify processing. The stack contains a parameter list describing which function is requested. The default routine sends an ASCII "reader on" or "punch on" code of DC1 (\$11) or DC2 (\$12) respectively to the output handler (.CODTA). A flag is also set which disables test for FREEZE conditions during INCHNP processing. This is done so characters are not lost by being interpreted as FREEZE mode indicators. If a user replacement routine also uses the INCHNP service, then it also should set this same byte non-zero and clear it in the .BSOFF routine. The ASSIST09 source listing should be consulted for the location of this byte.

The stack is setup as follows:

S+6= Code byte, VERIFY (-1), PUNCH (0), LOAD (1)

S+4=Start address for punch only

S+2=End address for punch, or offset for READ/LOAD

S + 0 = Return address

.CIDTA

Input Data Byte from Console Routine

.CIDTA

22 Code:

Description: This entry determines the console input handler appendage. The responsibility of this routine is to furnish the requested next input character in the A register, if available, and return with a condition code. The INCHP service routine calls this appendage to supply the next character. Also, a "FREEZE" mode routine calls at various times to test for a FREEZE condition or determine if the CANCEL key has been entered. Processing for this appendage must abide by the following conventions:

> Input: PC→ASSIST09 work page

> > S→ Return address

Output: C = 0, A = input character

C = 1 if no input character is yet available

Volatile Registers: U, B

The handler should always pass control back immediately even if no character is yet available. This enables other tasks to do productive work while input is unavailable. The default routine reads an ACIA as explained in Paragraph B.2 Implementation Requirements.

.CIOFF

Input Console Shutdown Routine

.CIOFF

Code: 24

Description: This entry points to a routine which is called to terminate input processing.

It is not called by ASSIST09 at any time, but is included for consistency. The default routine merely does an "RTS". The environment is as follows:

Input: None

Output: Input device terminated

Volatile Registers: None

.CION

Input Console Initialization Routine

.CION

Code: 20

Description: This entry is called to initiate the input device. It is called once during the

MONITR service which initializes the monitor so the command processor may obtain commands to process. The default handler resets the ACIA used for standard input and output and sets up the following default conditions: 8-bit word length, no parity checking, 2 stop bits, divide-by-16 counter ratio. The effect of an 8-bit word with no parity checking is to accept 7-bit

ASCII and ignore the parity bit.

Input: .ACIA Memory address of the ACIA
Output: The output device is initialized

Volatile Registers: A, X

.CMDL1

Primary Command List

.CMDL1

2 Code:

Description: User supplied command tables may either substitute or replace the ASSIST09 standard tables. The command handler scans two lists, the primary table first followed by the secondary table. The primary table is pointed to by this entry and contains, as a default, the ASSIST09 command table. The secondary table defaults to a null list. A user may insert their own table into either position. If a user list is installed in the secondary table position, then the ASSIST09 list will be searched first. The default ASSIST09 list contains all one character command names. Thus, a user command "PRINT" would be matched if the letters "PR" are typed, but not just a "P" since the system command list would match first. A user may replace the primary system list if desired. A command is chosen on a first match basis comparing only the character(s) entered. This means that two or more commands may have the same initial characters and that if only that much is entered then the first one in the list(s) is chosen.

Each entry in the users command list must have the following format:

+0	FCB	L	Where "L" is the size of the entry in-
+1	FCC	' <string>'</string>	cluding this byte Where " <string>" is the command</string>
• •			name
+ N	FDB	EP – *	Where "EP" represents the symbol de- fining the start of the command rou- tine

The first byte is an entry length byte and is always three more than the length of the command string (one for the length itself plus two for the routine offset). The command string must contain only ASCII alphanumeric characters, no special characters. An offset to the start of the command routine is used instead of an absolute address so that positionindependent programs may contain command tables. The end of the command table is a one byte flag. A -1 (\$FF) specifies that the secondary table is to be searched, or a -2 (\$FE) that command list searching is to be terminated. The table represented as the secondary command list must end with -2. The first list must end with a -1 if both lists are to be searched, or a - 2 if only one list is to be used.

A command routine is entered with the following registers set:

- ASSIST09 page work area.
- S→ A return address to the command processor.
- Z = 1A carriage return terminated the command name.
- Z = 0A space delimiter followed the command name.

.CMDL1

Primary Command List (Continued)

.CMDL1

A command routine is entered after the delimiter following the command name is typed in. This means that a carriage return may be the delimiter entered with the input device resting on the next line. For this reason the Z bit in the condition code is set so the command routine may determine the current position of the input device. The command routine should ensure that the console device is left on a new line before returning to the command handler.

.CMDL2

Secondary Command List

.CMDL2

Code: 44

Description: This entry points to the second list table. The default is a null list followed

by a byte of -2. A complete explanation of the use for this entry is provided

under the description of the .CMDL1 entry.

.CODTA

Output Data Byte to Console Routine

.CODTA

28 Code:

Description: The responsibility of this handler is to send the character in the A register to the output device. The default routine also follows with padding characters as explained in the description of the OUTCH service. If the output device is not ready to accept a character, then the "pause" subroutine should be called repeatedly while this condition lasts. The address of the pause routine is obtained from the .PAUSE entry in the vector table. The character counts for padding are obtained from the .PAD entry in the table. All ASSIST09 output is done with a call to this appendage. This includes punch processing as well. The default routine sends the character to an ACIA as explained in Paragraph B.2 Implementation Requirements. The operating environment is as follows:

> A = Character to send Input:

> > DP = ASSIST09 work page

.PAD = Character and new line padding counts

(in vector table)

.PAUSE = Pause routine (in vector table)

Character sent to the output device Output:

Volatile Registers: None. All work registers must be restored

.COOFF Output Console Shutdown Routine .COOFF

Code: 30

Description: This entry addresses the routine to terminate output device processing.

ASSIST09 does not call this routine. It is included for completeness. The

default routine is an "RTS".

Input: DP→ASSIST09 work page

Output: The output device is terminated

Volatile Registers: None

.COON Output Console Initialization Routine .COON

Code: 26

Description: This entry points to a routine to initialize the standard output device. The

default routine initializes an ACIA and is the very same one described

under the .CION vector swap definition.

Input: .ACIA vector entry for the ACIA address

Output: The output device is initialized

Volatile Registers: A, X

.ECHO Echo Flag .ECHO

Code: 50

Description: The first byte of this word is used as a flag for the INCHP service routine

to determine the requirement of echoing input received from the input handler. A non-zero value means to echo the input; zero not to echo. The echoing will take place even if user handlers are substituted for the default

.CIDTA handler as the INCHP service routine performs the echo.

.FIRQ Fast Interrupt Request Vector Appendage .FIRQ

Code: 10

Description: The fast interrupt request routine is located via this pointer. The MC6809

addresses hexadecimal FFF6 to locate the handler when processing a FIRQ. The stack and machine status is as defined for the FIRQ interrupt upon entry to this appendage. It should be noted that this routine is "jumped" to with an indirect jump instruction which adds eleven cycles to the interrupt time before the handler actually receives control. The default handler does an immediate "RTI" which, in essence, ignores the interrupt.

.HSDTA

High Speed Display Handler Routine

.HSDTA

32 Code:

Description: This entry is invoked as a subroutine by the DISPLAY command and passed a parameter list containing the "TO" and "FROM" addresses. The from value is rounded down to a 16 byte address boundary. The default routine displays memory in both hexadecimal and ASCII representations, with a title produced on every 128 byte boundary. The purpose for this vector table entry is for easy implementation of a user routine for special purpose handling of a block of data. (The data could, for example, be sent to a high speed printer for later analysis.) The parameters are all passed on the stack. The environment is as follows:

> S + 4 = Start addressInput:

S + 2 = Stop addressS + 0 = Return AddressDP→ ASSIST09 work page

Output: Any purpose desired

Volatile Registers: X, D

.IRQ

Interrupt Request Vector Appendage

.IRQ

Code: 12

Description: All interrupt requests are passed to the routine pointed to by this vector. Hexadecimal FFF8 is the MC6809 location where this interrupt vector is fetched. The stack and processor status is that defined for the IRQ interrupt upon entry to the handler. Since the routine's address is in the vector table, an indirect jump must be done to invoke it. This adds eleven cycles to the interrupt time before the IRQ handler receives control. The default IRQ handler prints the registers and enters the ASSIST09 command handler.

.NMI

Non-Maskable Interrupt Vector Appendage

.NMI

Code: 16

Description: This entry points to the non-maskable interrupt handler to receive control

whenever the processor branches to the address at hexadecimal FFFC. Since ASSIST09 uses the $\overline{\text{NMI}}$ interrupt during trace and breakpoint processing, such commands should not be used if a user handler is in control. This is true unless the user handler has the intelligence to forward control to the default handler if the $\overline{\text{NMI}}$ interrupt has not been generated due to user facilities. The $\overline{\text{NMI}}$ handler given control will have an eleven cycle overhead as its address must be fetched from the vector table.

.PAD

Character and New Line Pad Count

.PAD

Code: 48

Description: This entry contains the pad count for characters and new lines. The first of

the two bytes is the count of nulls for other characters, and the second is the number of nulls (\$00) to send out after any line feed is transmitted. The ASCII Escape character (\$10) never has nulls sent following it. The default .CODTA handler is responsible for transmitting these nulls. A user handler

may or may not use these counts as required.

The "NULLS" command also sets these two bytes with user specified values.

.PAUSE

Processing Pause Routine

.PAUSE

Code: 40

Description: In order to support real-time (also known as multi-tasking) environments ASSIST09 calls a dead-time routine whenever processing must wait for some external change of state. An example would be when the OUTCH service routine attempts the sending of a character to the ACIA through the default .CODTA handler and the ACIA status registers shows that it cannot yet be accepted. The default dead-time routine resides in a reserved four byte area which contains the single instruction, "RTS". The .PAUSE vector entry points to this routine after standard initialization. This pointer may be changed to point to a user routine which dispatches other programs so that the MC6809 may be utilized more efficiently. Another example of use would be to increment a counter so that dead-time cycle counts may be accumulated for statistical or debugging purposes. The reason for the four byte reserved area (which exists in the ASSIST09 work page) is so other code may be overlayed without the need for another space in the address map to be assigned. For example, a master monitor may be using a memory management unit to assign a complete 64K block of memory to ASSIST09 and the programs being executed/tested under ASSIST09 control. The master monitor wishes, or course, to be reentered when any "dead time" occurs, so it overlays the default routine ("RTS") with its own "SWI". Since the master monitor would be "front ending" all "SWI's" anyway, it knows when a "pause" call is being performed and can redispatch other systems on a time-slice basis.

> All registers must be transparent across the pause handler. Along with selected points in ASSIST09 user service processing, there is a special service call specifically for user programs to invoke the pause routine. It may be suggested that if no services are being requested for a given time period (say 10 ms) user programs should call the .PAUSE service routine so that fair-task dispatching can be guaranteed.

PTM

Programmable Timer Module Address

.PTM

Code: 53

Description: This entry contains the address of the MC6840 programmable timer module (PTM). Alteration of this slot should occur before the MONITR startup service is called as explained in Paragraph B.4 Initialization. If no PTM is available, then the address should be changed to a zero so that no initialization attempt will take place. Note that if a zero is supplied, ASSIST09 Breakpoint and Trace commands should not be issued.

.RESET

Reset Interrupt Vector Appendage

.RESET

Code: 18

Description: This entry returns the address of the RESET routine which initializes

ASSIST09. Changing it has no effect, but it is included in the vector table in case a user program wishes to determine where the ASSIST09 restart code resides. For example, if ASSIST09 resides in the memory map such that it does not control the MC6809 hardware vectors, a user routine may wish to start it up and thus need to obtain the standard RESET vector code address. The ASSIST09 reset code assigns the default in the work page, calls the vector build subroutine, and then starts ASSIST09 proper with the

MONITR service call.

.RSVD

Reserved MC6809 Interrupt Vector Appendage

.RSVD

Code: 4

Description: This is a pointer to the reserved interrupt vector routine addressed at hex-

adecimal FFF0. This MC6809 hardware vector is not defined as yet. The default routine setup by ASSIST09 will cause a register display and en-

trance to the command handler.

.SWI .SWI

Softare Interrupt Vector Appendage

Code: 14

Description: This vector entry contains the address of the Software Interrupt routine. Normally, ASSIST09 handles these interrupts to provide services for user programs. If a user handler is in place, however, these facilities cannot be used unless the user routine "passes on" such requests to the ASSIST09 default handler. This is easy to do, since the vector swap function passes back the address of the default handler when the switch is made by the user. This "front ending" allows a user routine to examine all service calls, or alter/replace/extend them to his requirements. Of course, the registers must be transparent across the transfer of control from the user to the standard handler. A "JMP" instruction branches directly to the routine pointed to by this vector entry when a SWI occurs. Therefore, the environ-

.SWI2 Software Interrupt 2 Vector Appendage .SWI2

ment is that as defined for the "SWI" interrupt.

Code: 8

Description: This entry contains a pointer to the SWI2 handler entered whenever that instruction is executed. The status of the stack and machine are those defined for the SWI2 interrupt which has its interrupt vector address at EEE4.

ed for the SWI2 interrupt which has its interrupt vector address at FFF4 hexadecimal. The default handler prints the registers and enters the

ASSIST09 command handler.

.SWI3

Software Interrupt 3 Vector Appendage

.SWI3

Code: 6

Description: This entry contains a pointer to the SWI3 handler entered whenever that in-

struction is executed. The status of the stack and machine are those defined for the SWI3 interurpt which has its interrupt vector address located at hexadecimal FFF2. The default handler prints the registers and enters the

ASSIST09 command handler.

B.11 MONITOR LISTING

The following pages contain a listing of the ASSIST09 monitor.

-	•	•	•

PAGE	001	ASSIST09.SA:0	ASSIST	09 - MC680	9 MONITOR
00001 00002			TTL OPT		- MC6809 MONITOR 85,S,CRE
00004			******	******	*****
00005					DLA, INC. 1979 *
00006			*****	*****	*******
00008					*****
00009					SIST09 ROM. WITHOUT THE
00010			. II MAI KU	ROM WHICH	
00012			* WHEN PRES	ENT WILL E	BE AUTOMATICALLY
00013				TED BY THE	BLDVTR
00014 00015			DODINOCITIN		*****
00017					******
00018 00019					LE EQUATES
00020		F800	A ROMBEG EQU	\$F800	ROM START ASSEMBLY ADDRESS
00021			A RAMOFS EQU	-\$1900	ROM OFFSET TO RAM WORK PAGE
00022 00023			A ROMSIZ EQU A ROM2OF EQU	2048 POMBEC-1	ROM SIZE ROMSIZ START OF EXTENSION ROM
00023			A ACIA EQU	\$E008	DEFAULT ACIA ADDRESS
00025			A PTM EQU	\$E000	DEFAULT PTM ADDRESS
00026			A DFTCHP EQU	0	DEFAULT CHARACTER PAD COUNT
00027 00028			A DFTNLP EQU A PROMPT EQU	5 '>	DEFAULT NEW LINE PAD COUNT PROMPT CHARACTER
00029			A NUMBKP EQU	8	NUMBER OF BREAKPOINTS
00030			*****	*****	*****
00032					******
00033 00034				OUS EQUATI	ES ******
00035		0004	A EOT EQU	\$04	END OF TRANSMISSION
00036		0007	A BELL EQU	\$07	BELL CHARACTER
00037			A LF EQU	\$0A	LINE FEED CARRIAGE RETURN
00038		000D 0010	A CR EQU A DLE EQU	\$0D \$10	DATA LINK ESCAPE
00040		0018	A CAN EQU	\$18	CANCEL (CTL-X)
00041		5001	* P'IM ACCESS		
00042		E001 E000	A PTMSTA EQU A PTMC13 EQU	PTM+l PTM	READ STATUS REGISTER CONTROL REGISTERS 1 AND 3
00043		E001	A PTMC13 EQU A PTMC2 EQU	PTM+1	CONTROL REGISTER 2
00045	,	E002	A PTMTM1 EQU	PTM+2	LATCH 1
00046		E004	A PTMTM2 EQU	PTM+4	LATCH 2
00047	,	E006	A PTMTM3 EQU	PTM+6	LATCH 3
00049)	008C	A SKIP2 EQU	\$8C	"CMPX #" OPCODE - SKIPS TWO BYTES
00051			******	*****	*****
00052			* ASSISTO	9 MONITOR	SWI FUNCTIONS

PAGE	002	ASSIST09.SA:0		A	ssis	T09 - MC680	9 MONITOR
00053						_	S DEFINE FUNCTIONS PROVIDED
00054				* BY TH	IE AS	SISTO9 MONI	TOR VIA THE SWI INSTRUCTION.
00055		0000		*****		^	**************************************
00056		0000		INCHNP	_	0	INPUT CHAR IN A REG - NO PARITY
00057		0001		OUTCH	EQU	1	OUTPUT CHAR FROM A REG
00058 00059		0002 0003		PDATA1 PDATA	_	2 3	OUTPUT STRING
00059		0003		OUT2HS	EQU	4	OUTPUT CR/LF THEN STRING OUTPUT TWO HEX AND SPACE
00061		0005		OUT4HS		5	OUTPUT FOUR HEX AND SPACE
00062		0005		PCRLF	EOU	6	OUTPUT CR/LF
00063		0007		SPACE	EQU	7	OUTPUT A SPACE
00064		0008		MONITR		8	ENTER ASSISTO9 MONITOR
00065		0009		VCTRSW	_	ğ	VECTOR EXAMINE/SWITCH
00066		000A		BRKPT	EQU	10	USER PROGRAM BREAKPOINT
00067		000B		PAUSE	EQU	11	TASK PAUSE FUNCTION
00068		000B		NUMFUN	_	11	NUMBER OF AVAILABLE FUNCTIONS
00069				* NEXT	SUB-	CODES FOR A	CCESSING THE VECTOR TABLE.
00070				* THEY	ARE	EQUIVALENT	TO OFFSETS IN THE TABLE.
00071				* RELAT	IVE	POSITIONING	MUST BE MAINTAINED.
00072		0000	Α	.AVTBL	EQU	0	ADDRESS OF VECTOR TABLE
00073		0002	Α	.CMDLl	EQU	2	FIRST COMMAND LIST
00074		0004	Α	.RSVD	EQU	4	RESERVED HARDWARE VECTOR
00075		0006	Α	-	EQU	6	SWI3 ROUTINE
00076		8000	Α	.SWI2	EQU	8	SWI2 ROUTINE
00077		000A	A	.FIRQ	EQU	10	FIRQ ROUTINE
00078		000C	Α	.IRQ	EQU	12	IRQ ROUTINE
00079		000E		.SWI	EQU	14	SWI ROUTINE
00080		0010		.NMI	EQU	16	NMI ROUTINE
00081		0012		.RESET	_	18	RESET ROUTINE
00082		0014		.CION	EQU	20 22	CONSOLE ON
00083		0016		.CIDTA		24	CONSOLE INPUT DATA CONSOLE INPUT OFF
00084		0018 001A		.CIOFF		26	CONSOLE OUTPUT ON
00086		001A 001C		.COON	EQU	28	CONSOLE OUTPUT DATA
00087		001C		.COOFF	_	30	CONSOLE OUTPUT OFF
00088		0020		.HSDTA	-	32	HIGH SPEED PRINTDATA
00089		0022		.BSON	EQU	34	PUNCH/LOAD ON
00090		0024		.BSDTA		36	PUNCH/LOAD DATA
00091		0026		BSOFF	_	38	PUNCH/LOAD OFF
00092		0028		.PAUSE		40	TASK PAUSE ROUTINE
00093	1	002A		.EXPAN		42	EXPRESSION ANALYZER
00094	ļ	002C	Α	.CMDL2	EQU	44	SECOND COMMAND LIST
00095	•	002E		.ACIA	EQU	46	ACIA ADDRESS
00096	•	0030	Α	.PAD	EQU	48	CHARACTER PAD AND NEW LINE PAD
00097	1	0032	Α	.ECHO	EQU	50	ECHO/LOAD AND NULL BKPT FLAG
00098		0034	Α	.PTM	EQU	52	PTM ADDRESS
00099		001B		NUMVTR	_	52/2+1	NUMBER OF VECTORS
00100)	0034	A	HIVTR	EQU	52	HIGHEST VECTOR OFFSET

PAGE	00	3	ASSISTO9.SA:0		A	SSISTO	9 - MC6809	MONITOR
00102					*****	****	*****	*****
00103					* THIS	WODE A	WORK ARE	
00104 00105					11110			GIGNED TO THE PAGE ADDRESSED BY BASE ADDRESS OF THE ASSISTO9
00103					* ROM.			REGISTER DURING MOST ROUTINE
00107					-			TO THIS WORK AREA. THE STACK
00108					* INITI	ALLY S	TARTS UNDE	ER THE RESERVED WORK AREAS AS
00109						ED HER	•	
00110			DD00					********
00111 00112			DF00 00DF	A	WORKPG	SETDP		MMOFS SETUP DIRECT PAGE ADDRESS NOTIFY ASSEMBLER
00112		יחחי		n		ORG		66 READY PAGE DEFINITIONS
00114		.000	,		* THE F			RPTOP MUST RESIDE IN THIS ORDER
00115							INITIALIZA	
00116	A D	FFC				ORG	*-4	
00117			DFFC	A	PAUSER		*	PAUSE ROUTINE
00118		FFE				ORG	*-1 *	
00119 00120			DFFB	Α	SWIBFL	ORG	* - 1	BYPASS SWI AS BREAKPOINT FLAG
00120		75 5 6	DFFA	Δ	вкртст		*	BREAKPOINT COUNT
00121)FF8		^	DAT ICI	ORG	*-2	
00123			DFF8	Α	SLEVEL		*	STACK TRACE LEVEL
00124	A [OFC2	2			ORG	*-NUMVTR	*2
00125			DFC2	Α	VECTAB	_	*	VECTOR TABLE
00126		OFB2			ם משפט נ	ORG	*-2*NUMBI	
00127 00128) E A 1	DFB2	A	BKPTBL	ORG	*-2*NUMBI	BREAKPOINT TABLE
00128		JE A	DFA2	Α	ВКРТОР		*	BREAKPOINT OPCODE TABLE
00130		OFA		••	201	ORG	*-2	
00131			DFA0	Α	WINDOW	EQU	*	WINDOW
00132	A I	DF 91	Ε			ORG	*-2	
00133			DF9E	A	ADDR	EQU	*	ADDRESS POINTER VALUE
00134		DF91			DACEDO	ORG	*-1 *	BASE PAGE VALUE
00135 00136		DE Q	DF9D	A	BASEPG	ORG	*-2	DASE PAGE VALUE
00137		J. J.	DF9B	Α	NUMBER		*	BINARY BUILD AREA
00138		DF9		••		ORG	*-2	
00139	•		DF99	Α	LASTOP	EQU	*	LAST OPCODE TRACED
00140		DF9	•		DOM NOW	ORG	*-2 *	DECEM CMACK DOLUMED
00141	_	DEO	DF97	A	RSTACK	ORG	*-2	RESET STACK POINTER
00142		Dr 9	DF95	Δ	PSTACK		*	COMMAND RECOVERY STACK
00144		DF9		•	IDIACK	ORG	*-2	COMMIND NEGOVERY DITION
00145	5		DF93	Α	PCNTER	EQU	*	LAST PROGRAM COUNTER
00146		DF9				ORG	*-2	
00147			DF91	Α	TRACEC	_	*	TRACE COUNT
00148		DF 9			CULTCHE	ORG	*-1 *	TRACE "SWI" NEST LEVEL COUNT
00149 00150		DES	DF90	A	SWICNT	ORG	*-1	(MISFLG MUST FOLLOW SWICNT)
00151		<i>D</i> . 0	DF8F	A	MISFLG		*	LOAD CMD/THRU BREAKPOINT FLAG
00152		DF8				ORG	*-1	
00153			DF8E	Α	DELIM	EQU	*	EXPRESSION DELIMITER/WORK BYTE
00154		DF6			DOM2****	ORG	*-40 *	EVMENCION DOM DECEDUED ADEA
00159 00156		DFS	DF66	A	ROM2WK	EQU ORG	* *-21	EXTENSION ROM RESERVED AREA
0015		د بر	DF51	А	TSTACK		*	TEMPORARY STACK HOLD
00158			DF51		STACK	EQU	*	START OF INITIAL STACK

```
PAGE 004 ASSIST09.SA:0
                                   ASSIST09 - MC6809 MONITOR
00160
00161
                             * DEFAULT THE ROM BEGINNING ADDRESS TO 'ROMBEG'
                             * ASSISTO9 IS POSITION ADDRESS INDEPENDENT, HOWEVER * WE ASSEMBLE ASSUMING CONTROL OF THE HARDWARE VECTORS.
00162
00163
                             * NOTE THAT THE WORK RAM PAGE MUST BE 'RAMOFS'
00164
                             * FROM THE ROM BEGINNING ADDRESS.
00165
00166
00167A F800
                                     ORG
                                            ROMBEG
                                                      ROM ASSEMBLY/DEFAULT ADDRESS
00169
00170
                                           BLDVTR - BUILD ASSIST09 VECTOR TABLE
00171
                                HARDWARE RESET CALLS THIS SUBROUTINE TO BUILD THE
00172
                                ASSISTO9 VECTOR TABLE. THIS SUBROUTINE RESIDES AT
                                THE FIRST BYTE OF THE ASSISTO9 ROM, AND CAN BE
00173
00174
                                CALLED VIA EXTERNAL CONTROL CODE FOR REMOTE
00175
                                ASSISTO9 EXECUTION.
00176
                             * INPUT: S->VALID STACK RAM
                               OUTPUT: U->VECTOR TABLE ADDRESS
00177
                                        DPR->ASSIST09 WORK AREA PAGE
00178
                                        THE VECTOR TABLE AND DEFAULTS ARE INITIALIZED
00179
                                ALL REGISTERS VOLATILE
00180
00181
00183A F800 30
                  8D E7BE
                             BLDVTR LEAX
                                             VECTAB, PCR ADDRESS VECTOR TABLE
00184A F804 1F
00185A F806 1F
                                             X,D
                  10
                                     TFR
                                                      OBTAIN BASE PAGE ADDRESS
                           Α
                   8B
                           Α
                                     TFR
                                             A,DP
                                                      SETUP DPR
00186A F808 97
                                     STA
                                             BASEPG
                                                      STORE FOR QUICK REFERENCE
                  9D
                           Α
                                             , Х
                                                      RETURN TABLE TO CALLER
00187A F80A 33
                   84
                                     LEAU
                           Α
                                             <INITVT,PCR LOAD FROM ADDR</pre>
                   8C 35
00188A F80C 31
                                     LEAY
                                             ,X++
                                     STU
                                                      INIT VEC'TOR TABLE ADDRESS
00189A F80F EF
                   81
                           Α
00190A F811 C6
00191A F813 34
                   16
                           Α
                                     LDB
                                             #NUMVTR-5 NUMBER RELOCATABLE VECTORS
                                                      STORE INDEX ON STACK
                   04
                                     PSHS
                           Α
                                             В
                   20
                           A BLD2
                                             Y,D
                                                       PREPARE ADDRESS RESOLVE
00192A F815 1F
                                     TFR
                                                       TO ABSOLUTE ADDRESS
00193A F817 E3
                           Α
                                     ADDD
                                             ,Y++
                   Al
                                             ,X++
                                                      INTO VECTOR TABLE
00194A F819 ED
                   81
                           Α
                                     STD
00195A F81B 6A
                   E4
                           Α
                                     DEC
                                             ,s
                                                      COUNT DOWN
00196A F81D 26
                   F6
                        F815
                                     BNE
                                             BLD2
                                                      BRANCH IF MORE TO INSERT
                                             #INTVE-INTVS STATIC VALUE INIT LENGTH
00197A F81F C6
                   0D
                                     LDB
                           Α
                           A BLD3
                                                       LOAD NEXT BYTE
00198A F821 A6
                   A0
                                     LDA
                                             ,Y+
                                             ,X+
                                                      STORE INTO POSITION COUNT DOWN
00199A F823 A7
                   80
                           Α
                                     STA
00200A F825 5A
                                     DECB
00201A F826 26
                                                       LOOP UNTIL DONE
                   F9
                        F821
                                     BNE
                                             BLD3
                                             ROM2OF, PCR TEST POSSIBLE EXTENSION ROM
00202A F828 31
                   8D F7D4
                                     LEAY
00203A F82C 8E
                                                       LOAD "BRA *" FLAG PATTERN
                                             #$20FE
                           Α
                   20FE
                                     LDX
                                             ,Y++
00204A F82F AC
                   Al
                            Α
                                     CMPX
                                                       ? EXTENDED ROM HERE
00205A F831 26
                   02
                        F835
                                     BNE
                                             BLDRTN
                                                       BRANCH NOT OUR ROM TO RETURN
00206A F833 AD
                                             ,Y
                                                       CALL EXTENDED ROM INITIALIZE
                   Α4
                           Α
                                     JSR
00207A F835 35
                            A BLDRTN PULS
                                             PC,B
                                                       RETURN TO INITIALIZER
                   84
                              *******************************
00209
                                                  RESET ENTRY POINT
00210
00211
                                 HARDWARE RESET ENTERS HERE IF ASSISTO9 IS ENABLED
                                 TO RECEIVE THE MC6809 HARDWARE VECTORS. WE CALL THE BLDVTR SUBROUTINE TO INITIALIZE THE VECTOR
00212
00213
```

00267

```
PAGE 005 ASSIST09.SA:0
                                 ASSIST09 - MC6809 MONITOR
00214
                            * TABLE, STACK, AND THEN FIREUP THE MONITOR VIA SWI
                            * CALL.
00215
                            *****************
00216
                            RESET LEAS
                                         STACK, PCR SETUP INITIAL STACK
00217A F837 32
                 8D E716
00218A F83B 8D
                 C3 F800
                                  BSR
                                          BLDVTR
                                                  BUILD VECTOR TABLE
00219A F83D 4F
                            RESET2 CLRA
                                                   ISSUE STARTUP MESSAGE
00220A F83E 1F
                                                   DEFAULT TO PAGE ZERO
                 88
                                          A,DP
                                  TFR
00221A F840 3F
                                   SWI
                                                   PERFORM MONITOR FIREUP
00222A F841
                 0.8
                                  FCR
                                          MONITR
                                                   TO ENTER COMMAND PROCESSING
00223A F842 20
                 F9
                      F83D
                                          RESET2
                                                   REENTER MONITOR IF 'CONTINUE'
                                  BRA
                            ***********
00225
                               INITVT - INITIAL VECTOR TABLE
THIS TABLE IS RELOCATED TO RAM AND REPRESENTS THE
00226
00227
00228
                              INITIAL STATE OF THE VECTOR TABLE. ALL ADDRESSES
00229
                               ARE CONVERTED TO ABSOLUTE FORM. THIS TABLE STARTS
00230
                               WITH THE SECOND ENTRY, ENDS WITH STATIC CONSTANT
00231
                               INITIALIZATION DATA WHICH CARRIES BEYOND THE TABLE.
00232
                         A INITVT FDB
                                          CMDTBL-* DEFAULT FIRST COMMAND TABLE
00233A F844
                 0158
                                          RSRVDR-* DEFAULT UNDEFINED HARDWARE VECTOR
00234A F846
                 0292
                                  FDB
                                          SWI3R-*
00235A F848
                 0290
                                   FDB
                                                   DEFAULT SWI3
00236A F84A
                                          SWI2R-*
                 028E
                         Α
                                   FDB
                                                   DEFAULT SWI2
                                          FIRQR-*
00237A F84C
                 0270
                         Α
                                   FDB
                                                   DEFAULT FIRQ
                                                   DEFAULT IRQ ROUTINE DEFAULT SWI ROUTINE
00238A F84E
                 028A
                                   FDB
                                          IRQR-*
                         Α
                                          SWIR-*
00239A F850
                 0045
                                   FDB
                                          NMIR-*
00240A F852
                 022B
                         Α
                                  FDB
                                                   DEFAULT NMI ROUTINE
                                                   RESTART VECTOR DEFAULT CION
00241A F854
                 FFE3
                                   FDB
                                          RESET-*
                         Α
00242A F856
                 0290
                         Α
                                   FDB
                                          CION-*
                                                   DEFAULT CIDTA
00243A F858
                                   FDB
                                          CIDTA-*
                 0284
                         Α
                 0296
                                          CIOFF-*
                                                   DEFAULT CIOFF
00244A F85A
                                   FDB
                         Α
                                          COON-*
00245A F85C
                 028A
                                                   DEFAULT COON
                         Α
                                   FDB
00246A F85E
                                   FDB
                                          CODTA-*
                                                   DEFAULT CODTA
                 0293
                         Α
                                          COOFF-*
00247A F860
                                                   DEFAULT COOFF
                 0290
                          Α
                                   FDB
00248A F862
                 039A
                                   FDB
                                          HSDTA-*
                                                   DEFAULT HSDTA
                         Α
                                          BSON-*
                                                    DEFAULT BSON
00249A F864
                 02B7
                         Α
                                   FDB
00250A F866
                 02D2
                          Α
                                   FDB
                                          BSDTA-*
                                                    DEFAULT BSDTA
00251A F868
                                          BSOFF-*
                 02BF
                                   FDB
                                                    DEFAULT BSOFF
                          Α
                                          PAUSER-* DEFAULT PAUSE ROUTINE
00252A F86A
                 E792
                          Α
                                   FDB
                                          EXP1-*
00253A F86C
                 047D
                          Α
                                   FDR
                                                    DEFAULT EXPRESSION ANALYZER
                                          CMDTB2-* DEFAULT SECOND COMMAND TABLE
00254A F86E
                 012D
                                   FDB
                            * CONSTANTS
00255
00256A F870
                 E008
                          A INTVS FDB
                                          ACIA
                                                    DEFAULT ACIA
00257A F872
                                          DFTCHP, DFTNLP DEFAULT NULL PADDS
                 00
                          Α
                                   FCB
00258A F874
                 0000
                                   FDB
                                          0
                                                   DEFAULT ECHO
                          Α
00259A F876
                                   FDB
                                          PTM
                                                    DEFAULT PTM
                 E000
                          Α
                                   FDB
                                          0
                                                    INITIAL STACK TRACE LEVEL
00260A F878
                 0000
                          Α
                                   FCB
00261A F87A
                 00
                          Α
                                          0
                                                    INITIAL BREAKPOINT COUNT
00262A F87B
                  00
                          Α
                                   FCB
                                          0
                                                    SWI BREAKPOINT LEVEL
                                          $39
                                                    DEFAULT PAUSE ROUTINE (RTS)
00263A F87C
                  39
                                   FCB
                          A INTVE
00264
                  F87D
                                  EQU
00265
                            *B
```

```
PAGE 006 ASSISTO9.SA:0
                                  ASSIST09 - MC6809 MONITOR
00268
                                           ASSISTO9 SWI HANDLER
00269
                                THE SWI HANDLER PROVIDES ALL INTERFACING NECESSARY
00270
                                FOR A USER PROGRAM. A FUNCTION BYTE IS ASSUMED TO
00271
                                FOLLOW THE SWI INSTRUCTION. IT IS BOUND CHECKED
00272
                                AND THE PROPER ROUTINE IS GIVEN CONTROL. THIS
                                INVOCATION MAY ALSO BE A BREAKPOINT INTERRUPT.
00273
                                IF SO, THE BREAKPOINT HANDLER IS ENTERED.
00274
00275
                              INPUT: MACHINE STATE DEFINED FOR SWI
                              OUTPUT: VARIES ACCORDING TO FUNCTION CALLED. PC ON CALLERS STACK INCREMENTED BY ONE IF VALID CALL.
00276
00277
00278
                               VOLATILE REGISTERS: SEE FUNCTIONS CALLED
                             * STATE: RUNS DISABLED UNLESS FUNCTION CLEARS I FLAG.
00279
00280
                             * SWI FUNCTION VECTOR TABLE
00282
00283A F87D
                                           ZINCH-SWIVTB INCHNP
                  0194
                          A SWIVTB FDB
00284A F87F
                  01B1
                          Α
                                    FDB
                                            ZOTCH1-SWIVTB OUTCH
00285A F881
                  01CB
                                    FDB
                                            ZPD'TAl-SWIVTB PDA'TAl
00286A F883
                  01C3
                          Α
                                    FDB
                                            ZPDATA-SWIVTB PDATA
00287A F885
                  0175
                          Α
                                    FDB
                                            ZOT2HS-SWIVTB OUT2HS
00288A F887
                  0173
                                    FDB
                                            ZOT4HS-SWIVTB OUT4HS
                          Α
00289A F889
                  01C0
                                            ZPCRLF-SWIVTB PCRLF
                          Α
                                    FDB
00290A F88B
                  0179
                          Α
                                    FDB
                                            ZSPACE-SWIVTB SPACE
00291A F88D
                  0055
                                    FDB
                                            ZMONTR-SWIVTB MONITR
                          Α
00292A F88F
                  017D
                          Α
                                    FDB
                                            ZVSWTH-SWIVTB VCTRSW
                                            ZBKPNT-SWIVTB BREAKPOINT
00293A F891
                  0256
                          Α
                                    FDB
00294A F893
                  01D1
                                    FDB
                                            ZPAUSE-SWIVTB TASK PAUSE
                                            SWICNT, PCR UP "SWI" LEVEL FOR TRACE
00296A F895 6A
                  8D E6F7
                             SWIR
                                    DEC
00297A F899 17
                  0225 FAC1
                                    LBSR
                                            LDDP
                                                   SETUP PAGE AND VERIFY STACK
                             * CHECK FOR BREAKPOINT TRAP
00298
00299A F89C EE
                                    LDU
                                            10,S
                                                     LOAD PROGRAM COUNTER
                           A
00300A F89E 33
                                            -1,U
                  5F
                           Α
                                    LEAU
                                                     BACK TO SWI ADDRESS
                                                     ? THIS "SWI" BREAKPOINT
00301A F8A0 0D
                  FB
                           Α
                                    TST
                                            SWIBFL
                                                     BRANCH IF SO TO LET THROUGH
00302A F8A2 26
                       F8B5
                                    BNE
                                            SWIDNE
                  11
00303A F8A4 17
                  069B FF42
                                    LBSR
                                            CBKLDR
                                                     OBTAIN BREAKPOINT POINTERS
                                                     OBTAIN POSITIVE COUNT
00304A F8A7 50
                                    NEGB
00305A F8A8 5A
                                                     COUNT DOWN
                             SWILP
                                    DECB
                  0A
                       F8B5
                                            SWIDNE
                                                     BRANCH WHEN DONE
00306A F8A9 2B
                                    BMI
                                            ,Y++
                                                     ? WAS THIS A BREAKPOINT
00307A F8AB 11A3 A1
                          Α
                                    CMPU
00308A F8AE 26
                  F8
                       F8A8
                                    BNE
                                            SWILP
                                                     BRANCH IF NOT
                                                     SET PROGRAM COUNTER BACK
00309A F8B0 EF
                                    STU
                                            10,S
                  6A
                           Α
00310A F8B2 16
                  021E FAD3
                                    LBRA
                                            ZBKPNT
                                                     GO DO BREAKPOINT
00311A F8B5 OF
                  FB
                           A SWIDNE CLR
                                            SWIBFL
                                                     CLEAR IN CASE SET
00312A F8B7 37
                  06
                                    PULU
                                                     OBTAIN FUNCTION BYTE, UP PC
                           Α
00313A F8B9 C1
                  0B
                                    CMPB
                                            #NUMFUN ? TOO HIGH
                                                     YES, DO BREAKPOINT
BUMP PROGRAM COUNTER PAST SWI
00314A F8BB 1022 020F FACE
                                            ERROR
                                    LBHI
00315A F8BF EF
                  6A
                           Α
                                    STU
                                            10,S
00316A F8C1 58
                                    ASLB
                                                      FUNCTION CODE TIMES TWO
                  8C B8
00317A F8C2 33
                                            SWIVTB, PCR OBTAIN VECTOR BRANCH ADDRESS
                                    LEAU
00318A F8C5 EC
                  C5
                           Α
                                    LDD
                                            B,U
                                                      LOAD OFFSET
00319A F8C7 6E
                  CB
                                    JMP
                                            D,U
                                                      JUMP TO ROUTINE
                           Α
00321
00322
                             * REGISTERS TO FUNCTION ROUTINES:
00323
                                DP-> WORK AREA PAGE
```

D,Y,U=UNRELIABLE

X=AS CALLED FROM USER

00324

```
PAGE 007 ASSISTO9.SA:0
                                 ASSISTO9 - MC6809 MONITOR
                           * S=AS FROM SWI INTERRUPT
00325
00326
00328
                           ****************
                                        [SWI FUNCTION 8]
00329
                                          MONITOR ENTRY
00330
                              FIREUP THE ASSISTO9 MONITOR.
00331
                              THE STACK WITH ITS VALUES FOR THE DIRECT PAGE
00332
00333
                              REGISTER AND CONDITION CODE FLAGS ARE USED AS IS.
                               1) INITIALIZE CONSOLE I/O
00334
                               2) OPTIONALLY PRINT SIGNON
00335
                               3) INITIALIZE PTM FOR SINGLE STEPPING
00336
                               4) ENTER COMMAND PROCESSOR
00337
                           * INPUT: A=0 INIT CONSOLE AND PRINT STARTUP MESSAGE
00338
00339
                                    A#O OMIT CONSOLE INIT AND STARTUP MESSAGE
00340
00342A F8C9
                41
                         A SIGNON FCC
                                          /ASSISTO9/SIGNON EYE-CATCHER
                                          EOT
00343A F8D1
                 04
                                  FCB
                                          RSTACK
00345A F8D2 10DF 97
                         A ZMONTR STS
                                                   SAVE FOR BAD STACK RECOVERY
00346A F8D5 6D
                                                   ? INIT CONSOLE AND SEND MSG
                 61
                                   TST
                                          1,s
00347A F8D7 26
                 0 D
                     F8E6
                                   BNE
                                          ZMONT2
                                                   BRANCH IF NOT
                                          [VECTAB+.CION,PCR] READY CONSOLE INPUT
                                   JSR
00348A F8D9 AD
                 9D E6F9
00349A F8DD AD
                 9D E6FB
8C E5
                                          [VECTAB+.COON,PCR] READY CONSOLE OUTPUT SIGNON,PCR READY SIGNON EYE-CATCHER
                                   JSR
00350A F8E1 30
                                   LEAX
                                                   PERFORM
00351A F8E4 3F
                                   SWI
00352A F8E5
                 03
                                  FCB
                                          PDATA
                                                   PRINT STRING
                         A ZMONT2 LDX
                                          VECTAB+.PTM LOAD PTM ADDRESS
00353A F8E6 9E
                 F6
00354A F8E8 27
                 0 D
                      F8F7
                                  BEO
                                          CMD
                                                  BRANCH IF NOT TO USE A PTM
                                          PTMTM1-PTM,X SET LATCH TO CLEAR RESET
00355A F8EA 6F
00356A F8EC 6F
                 02
                                   CLR
                         Α
                                          PTMTM1+1-PTM,X AND SET GATE HIGH
                 03
                                   CLR
00357A F8EE CC
                                          #$01A6 SETUP TIMER 1 MODE
                 01A6
                                   LDD
                         Α
00358A F8F1 A7
                 01
                          Α
                                   STA
                                          PTMC2-PTM,X SETUP FOR CONTROL REGISTER1
                                          PTMC13-PTM,X SET OUTPUT ENABLED/
00359A F8F3 E7
                 84
                                   STB
                                 SINGLE SHOT/ DUAL 8 BIT/INTERNAL MODE/OPERATE
00360
                                          PTMC2-PTM,X SET CR2 BACK TO RESET FORM
                                   CLR
00361A F8F5 6F
                 01
                             FALL INTO COMMAND PROCESSOR
00362
                            ********************
00364
00365
                                       COMMAND HANDLER
00366
                               BREAKPOINTS ARE REMOVED AT THIS TIME.
00367
                               PROMPT FOR A COMMAND, AND STORE ALL CHARACTERS
                               UNTIL A SEPARATOR ON THE STACK.
00368
                               SEARCH FOR FIRST MATCHING COMMAND SUBSET,
00369
                               CALL IT OR GIVE '?' RESPONSE.
00370
                               DURING COMMAND SEARCH:
00371
00372
                                   B=OFFSET TO NEXT ENTRY ON X
                                   U=SAVED S
00373
00374
                                   U-1=ENTRY SIZE+2
                                   U-2=VALID NUMBER FLAG (>=0 VALID)/COMPARE CNT
00375
                                   U-3=CARRIAGE RETURN FLAG (0=CR HAS BEEN DONE)
00376
00377
                                   U-4=START OF COMMAND STORE
                                   S+0=END OF COMMAND STORE
00378
```

PAGE 008 ASSISTO9.SA:0

00379 00380A F8F7 3F CMD TO NEW LINE SWI 00381A F8F8 PCRLF FUNCTION 06 FCB * DISARM THE BREAKPOINTS 00382 00383A F8F9 17 0646 FF42 CMDNEP LBSR CBKLDR OBTAIN BREAKPOINT POINTERS 0C F90A CMDNOL BRANCH IF NOT ARMED OR NONE 00384A F8FC 2A RPT. 00385A F8FE 50 NEGB MAKE POSITIVE 00386A F8FF D7 BKPTCT FLAG AS DISARMED STB FA 00387A F901 5A CMDDDL DECB ? FINISHED F90A CMDNOL 00388A F902 2B 06 BMI BRANCH IF SO -NUMBKP*2,Y LOAD OPCODE STORED 00389A F904 A6 30 ACLI Α STA [,Y++]STORE BACK OVER "SWI" 00390A F906 A7 Bl Α CMDDDL 00391A F908 20 F901 LOOP UNTIL DONE F7 BRA LOAD USERS PROGRAM COUNTER 00392A F90A AE A CMDNOL LDX 10,S 6A 00393A F90C 9F STX PCNTER SAVE FOR EXPRESSION ANALYZER 93 Α #PROMPT LOAD PROMPT CHARACTER 00394A F90E 86 LDA 3E Α 00395A F910 3F SWT SEND TO OUTPUT HANDLER OUTCH 00396A F911 01 Α FCB **FUNCTION** ,s REMEMBER STACK RESTORE ADDRESS 00397A F912 33 LEAU E4 Α **PSTACK** REMEMBER STACK FOR ERROR USE 00398A F914 DF 95 Α STU 00399A F916 4F 00400A F917 5F PREPARE ZERO PREPARE ZERO **CLRA** CLRB NUMBER CLEAR NUMBER BUILD AREA 00401A F918 DD 9В STD Α 00402A F91A DD STD MISFLG CLEAR MISCEL. AND SWICHT FLAGS 8F Α 00403A F91C DD 91 Α STD TRACEC CLEAR TRACE COUNT #2 SET D TO TWO 00404A F91E C6 02 Α LDAB D,CC PLACE DEFAULTS ONTO STACK 00405A F920 34 07 **PSHS** Α "QUICK" COMMANDS. * CHECK FOR 00406 **OBTAIN FIRST CHARACTER** 00407A F922 17 0454 FD79 LBSR READ 00408A F925 30 8D 0581 LEAX CDOT+2,PCR PRESET FOR SINGLE TRACE 00409A F929 81 **CMPA** #'. ? QUICK TRACE 2E Α 00410A F92B 27 5A F987 BEQ CMDXQT BRANCH EQUAL FOR TRACE ONE CMPADP+2, PCR READY MEMORY ENTRY POINT 00411A F92D 30 8D 04E9 LEAX 00412A F931 81 2F **CMPA** #'/ ? OPEN LAST USED MEMORY CMDXQT BRANCH TO DO IT IF SO 00413A F933 27 BEQ 52 * PROCESS NEXT CHARACTER 00414 A CMD2 00415A F935 81 CMPA # 1 ? BLANK OR DELIMITER 20 BRANCH YES, WE HAVE IT CMDGOT F94D BLS 00416A F937 23 14 BUILD ONTO STACK COUNT THIS CHARACTER **PSHS** 00417A F939 34 02 Α Α -1,U 00418A F93B 6C 5F Α INC 00419A F93D 81 **CMPA** #'/ ? MEMORY COMMAND 2F Α 00420A F93F 27 F990 BEO **CMDMEM** BRANCH IF SO 4F **BLDHXC** TREAT AS HEX VALUE 00421A F941 17 040B FD4F LBSR CMD3 BRANCH IF STILL VALID NUMBER 00422A F944 27 F948 BEO 02 DEC -2,U FLAG AS INVALID NUMBER 00423A F946 6A 5E 042E FD79 CMD3 LBSR READ OBTAIN NEXT CHARACTER 00424A F948 17 00425A F94B 20 BRA CMD2 TEST NEXT CHARACTER E8 F935 00426 * GOT COMMAND, NOW SEARCH TABLES 00427A F94D 80 0 D A CMDGOT SUBA #CR SET ZERO IF CARRIAGE RETURN -3,U SETUP FLAG 00428A F94F A7 STA 5D Α VECTAB+.CMDL1 START WITH FIRST CMD LIST 00429A F951 9E C4 Α L'DX A CMDSCH LDB LOAD ENTRY LENGTH 00430A F953 E6 80 ,X+ F967 **CMDSME** BRANCH IF NOT LIST END 00431A F955 2A 10 BPL 00432A F957 9E VECTAB+.CMDL2 NOW TO SECOND CMD LIST EΕ Α LDX ? TO CONTINUE TO DEFAULT LIST INCB 00433A F959 5C F953 BEQ **CMDSCH** BRANCH IF SO 00434A F95A 27 F7 A CMDBAD LDS 00435A F95C 10DE 95 **PSTACK** RESTORE STACK 00436A F95F 30 8D 015A LEAX ERRMSG, PCR POINT TO ERROR STRING

ASSISTO9 - MC6809 MONITOR

PAGE 009 ASSIST09.SA:0

```
00437A F963 3F
                                    SWI
                                                     SEND OUT
00438A F964
                  02
                                    FCB
                                           PDATAl
                                                     TO CONSOLE
00439A F965 20
                  90
                       F8F7
                                    BRA
                                                     AND TRY AGAIN
                                           CMD
                             * SEARCH NEXT ENTRY
00440
00441A F967 5A
                             CMDSME DECB
                                                     TAKE ACCOUNT OF LENGTH BYTE
00442A F968 E1
                  5F
                           Α
                                    CMPB
                                            -1.U
                                                     ? ENTERED LONGER THAN ENTRY
00443A F96A 24
                                                     BRANCH IF NOT TOO LONG
                       F96F
                  03
                                    BHS
                                           CMDSIZ
00444A F96C 3A
                             CMDFLS ABX
                                                     SKIP TO NEXT ENTRY
                                           CMDSCH
                       F953
00445A F96D 20
                  F.4
                                    BRA
                                                     AND TRY NEXT
00446A F96F 31
                  5 D
                           A CMDSIZ LEAY
                                            -3,U
                                                     PREPARE TO COMPARE
00447A F971 A6
                  5F
                           A
                                    LDA
                                           -1,U
                                                     LOAD SIZE+2
00448A F973 80
                                                     TO ACTUAL SIZE ENTERED
                  02
                          A
                                    SUBA
                                            #2
00449A F975 A7
                                                     SAVE SIZE FOR COUNTDOWN
                           Α
                                    STA
                                            -2,U
00450A F977 5A
                            CMDCMP DECB
                                                     DOWN ONE BYTE
                                            ,X+
00451A F978 A6
                  80
                                    LDA
                                                     NEXT COMMAND CHARACTER
                          Α
00452A F97A Al
                  A2
                                    CMPA
                                            ,-Y
                                                     ? SAME AS THAT ENTERED
                           Α
                       F96C
                                                     BRANCH TO FLUSH IF NOT
00453A F97C 26
                                            CMDFLS
                  EΕ
                                    BNE
00454A F97E 6A
                  5E
                                    DEC
                                            -2,U
                                                     COUNT DOWN LENGTH OF ENTRY
                          Α
                       F977
00455A F980 26
                                            CMDCMP
                  F5
                                    BNE
                                                     BRANCH IF MORE TO TEST
                                                     TO NEXT ENTRY
00456A F982 3A
                                    ABX
00457A F983 EC
                  1E
                           Α
                                    LDD
                                            -2,X
                                                     LOAD OFFSET
00458A F985 30
                                                     COMPUTE ROUTINE ADDRESS+2
                  8B
                                    LEAX
                                            D,X
                           Α
00459A F987 6D
                           A CMDXQT TST
                                            -3,U
                                                     SET CC FOR CARRIAGE RETURN TEST
                  5D
                                                     DELETE STACK WORK AREA
00460A F989 32
                  C4
                           Α
                                    LEAS
                                            ,U
00461A F98B AD
                  1E
                           Α
                                    JSR
                                            -2,X
                                                     CALL COMMAND
00462A F98D 16
                  FF7A F90A
                                    LBRA
                                            CMDNOL
                                                     GO GET NEXT COMMAND
00463A F990 6D
                          A CMDMEM TST
                                                     ? VALID HEX NUMBER ENTERED
                  5E
                                            -2,U
                                    BMI
00464A F992 2B
                        F95C
                                            CMDBAD
                                                     BRANCH ERROR IF NOT
                  C8
                                            <CMEMN-CMPADP,X TO DIFFERENT ENTRY</pre>
00465A F994 30
                  88 AE
                                    LEAX
                         Α
00466A F997 DC
                                                     LOAD NUMBER ENTERED
                                            NUMBER
                  9B
                                    ממיז
                          Α
00467A F999 20
                  EC
                        F987
                                    BRA
                                            CMDXQT
                                                     AND ENTER MEMORY COMMAND
                             ** COMMANDS ARE ENTERED AS A SUBROUTINE WITH:
00469
                             **
00470
                                   DPR->ASSIST09 DIRECT PAGE WORK AREA
                             **
00471
                                   Z=1 CARRIAGE RETURN ENTERED
                                   Z=0 NON CARRIAGE RETURN DELIMITER
00472
00473
                             **
                                   S=NORMAL RETURN ADDRESS
                             ** THE LABEL "CMDBAD" MAY BE ENTERED TO ISSUE AN
00474
                             ** AN ERROR FLAG (*).
00475
00477
00478
                                      ASSISTO9 COMMAND TABLES
                                THESE ARE THE DEFAULT COMMAND TABLES. EXTERN TABLES OF THE SAME FORMAT MAY EXTEND/REPLACE
00479
                                                                         EXTERNAL
00480
                                THESE BY USING THE VECTOR SWAP FUNCTION.
00481
00482
                             *
                               ENTRY FORMAT:
00483
                                    +0...TOTAL SIZE OF ENTRY (INCLUDING THIS BYTE)
00484
                                    +1...COMMAND STRING
00485
00486
                                    +N...TWO BYTE OFFSE'T TO COMMAND (ENTRYADDR-*)
00487
                                THE TABLES TERMINATE WITH A ONE BYTE -1 OR -2.
00488
                                THE -1 CONTINUES THE COMMAND SEARCH WITH THE
00489
                                        SECOND COMMAND TABLE.
00490
                                THE -2 TERMINATES COMMAND SEARCHES.
00491
00492
```

ASSIST09 - MC6809 MONITOR

PAGE 010 ASSIST09.SA:0	ASSIST0	9 - MC6809 MONITOR
00494	* THIS IS THE	DEFAULT LIST FOR THE SECOND COMMAND
00495	* LIST ENTRY.	
00496A F99B FE	A CMDTB2 FCB	-2 STOP COMMAND SEARCHES
0.0409	* 5014 14 1545	DEFAULT LIST FOR THE FIRST COMMAND
00498 00499	* LIST ENTRY.	DEFAULT LIST FOR THE FIRST COMMAND
00500 F99C	A CMDTBL EQU	* MONITOR COMMAND TABLE
00501A F99C 04	A FCB	4
00502A F99D 42	A FCC	/B/ 'BREAKPOINT' COMMAND
00503A F99E 054D 00504A F9A0 04	A FDB A FCB	СВКРТ-*
00505A F9A1 43	A FCC	/C/ 'CALL' COMMAND
00506A F9A2 0417	A FDB	CCALL-*
00507A F9A4 04	A FCB	4
00508A F9A5 44	A FCC A FDB	/D/ 'DISPLAY' COMMAND CDISP-*
00509A F9A6 049D 00510A F9A8 04	A FDB A FCB	4
00511A F9A9 45	A FCC	/E/ 'ENCODE' COMMAND
00512A F9AA 059F	A FDB	CENCDE-*
00513A F9AC 04	A FCB	4
00514A F9AD 47	A FCC A FDB	/G/ 'GO' COMMAND CGO-*
00515A F9AE 03D2 00516A F9B0 04	A FDB A FCB	4
00517A F9B1 4C	A FCC	/L/ 'LOAD' COMMAND
00518A F9B2 04DD	A FDB	CLOAD-*
00519A F9B4 04	A FCB	4
00520A F9B5 4D 00521A F9B6 040D	A FCC A FDB	/M/ 'MEMORY' COMMAND CMEM-*
00522A F9B8 04	A FCB	4
00523A F9B9 4E	A FCC	/N/ 'NULLS' COMMAND
00524A F9BA 04FD	A FDB	CNULLS-*
00525A F9BC 04	A FCB	4 /O/ 'OFFSET' COMMAND
00526A F9BD 4F 00527A F9BE 050A	A FCC A FDB	/O/ 'OFFSET' COMMAND COFFS-*
00528A F9C0 04	A FCB	4
00529A F9Cl 50	A FCC	/P/ 'PUNCH' COMMAND
00530A F9C2 04AF	A FDB	CPUNCH-*
00531A F9C4 04 00532A F9C5 52	A FCB A FCC	4 /R/ 'REGISTERS' COMMAND
00533A F9C6 0284	A FDB	CREG-*
00534A F9C8 04	A FCB	4
00535A F9C9 53	A FCC	/S/ 'STLEVEL' COMMAND CSTLEV-*
00536A F9CA 04F2 00537A F9CC 04	A FDB A FCB	4
00537A F9CC 04	A FCC	/T/ 'TRACE' COMMAND
00539A F9CE 04D6	A FDB	CTRACE-*
00540A F9D0 04	A FCB	4
00541A F9D1 56 00542A F9D2 04CF	A FCC A FDB	/V/ 'VERIFY' COMMAND CVER-*
00542A F9D2 04CF	A FCB	4
00544A F9D5 57	A FCC	/W/ 'WINDOW' COMMAND
00545A F9D6 0468	A FDB	CWINDO-*
00546A F9D8 FF	A FCB	-1 END, CONTINUE WITH THE SECOND
00540	*******	********
00548 00549	*	[SWI FUNCTIONS 4 AND 5]
00379		tour roughtour a une of

PAGE 011 ASSIS	011 ASSIST09.SA:0 ASSIST09 - MC6809 MONITOR						
00550 00551 00552 00553 00554		* 5 - OU * INPUT: X->I * OUTPUT: CHA * X->	JT4HS - DE BYTE OR WO ARACTERS S NEXT BYTE	ENT TO OUTPUT HANDLER			
00557A F9D9 A6	80 A	ZOUT2H LDA	,X+	LOAD NEXT BYTE			
00558A F9DB 34	06 A	PSHS	D	SAVE - DO NOT REREAD			
00559A F9DD C6	10 A		#16	SHIFT BY 4 BITS			
00560A F9DF 3D	04 8086	MUL	COLUMN IV	WITH MULTIPLY			
00561A F9E0 8D 00562A F9E2 35	04 F9E6 06 A		ZOUTHX D	SEND OUT AS HEX RESTORE BYTES			
00563A F9E4 84	OF A		#\$0F	ISOLATE RIGHT HEX			
00564A F9E6 8B		ZOUTHX ADDA	#\$90	PREPARE A-F ADJUST			
00565A F9E8 19		DAA		ADJUST			
00566A F9E9 89	40 A		#\$40	PREPARE CHARACTER BITS			
00567A F9EB 19 00568A F9EC 6E	9D E5EE	DAA SEND JMP	[VECTAB+	ADJUST .CODTA.PCR] SEND TO OUT HANDLER			
UUJUUA FJEC UE	an ele	SEND SMP	[VECIABT	CODIA, PCR SEND TO OUT HANDLER			
00570A F9F0 8D	E7 F9D9	ZOT4HS BSR	ZOUT2H	CONVERT FIRST BYTE			
00571A F9F2 8D		ZOT2HS BSR	ZOUT2H				
00572A F9F4 AF 00573	64 A	STX * FALL INTO	4,S	UPDATE USERS X REGISTER			
00573		" FALL INTO	SPACE ROUT	INE			
00575		******		******			
00576 00577 00578 00579		* INPUT: NON * OUTPUT: BL	[SWI FUNC ACE - SEND E ANK SEND T				
00576 00577 00578	20 A	* SP. * INPUT: NON * OUTPUT: BL.	[SWI FUNC ACE - SEND E ANK SEND T	TION 7] D BLANK TO OUTPUT HANDLER TO CONSOLE HANDLER			
00576 00577 00578 00579 00580	20 A 3D FA37	* SP. * INPUT: NON * OUTPUT: BL ************************************	[SWI FUNC ACE - SEND E ANK SEND T	TION 7] D BLANK TO OUTPUT HANDLER TO CONSOLE HANDLER			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585		* SP. * INPUT: NON * OUTPUT: BL. *********** * ZSPACE LDA BRA ********** * S	[SWI FUNCACE - SENDE ANK SENDE TOTCH2 ******** ZOTCH2 ********* [SWI FUNCACE TOF TOTCH	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN SETTION 9] R TABLE ENTRY			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585		* SP. * INPUT: NON * OUTPUT: BL. ********** * ZSPACE LDA BRA ********* * S * INPUT: A=V	[SWI FUNCACE - SENDE ANK SENDE TOTCH2 ******** ZOTCH2 ******** [SWI FUNCACE TO TABI	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586		* SP. * INPUT: NON * OUTPUT: BL. ********** * ZSPACE LDA BRA ********* * S * INPUT: A=V	[SWI FUNCACE - SENDE E ANK SENDE TOTCH2 ******** ZOTCH2 ******** [SWI FUNCACE FUNCACE TOR TABIOR REPLACE	CTION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN SEND AND RETURN CTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589	3D FA37	* SP. * INPUT: NON * OUTPUT: BL *********** * ZSPACE LDA BRA ********** * S * INPUT: A=V * X=0 * OUTPUT: X= *********	[SWI FUNCACE - SENEE ANK SEND TANK S	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN COTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6	3D FA37	* SP. * INPUT: NON * OUTPUT: BL ********** * ZSPACE LDA BRA ********* * INPUT: A=V * X=0 * OUTPUT: X= *********** * ZVSWTH LDA	[SWI FUNCACE - SENDE E ANK SEND TANK SENDE	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN COTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE LOAD REQUESTERS A			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81	3D FA37	* SP. * INPUT: NON * OUTPUT: BL ********** * ZSPACE LDA BRA ********* * INPUT: A=V * X=0 * OUTPUT: X= ********** * ZVSWTH LDA CMPA	[SWI FUNCACE - SENEE ANK SEND TANK S	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN COTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE LOAD REQUESTERS A P SUB-CODE TOO HIGH			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FAOO 1098	3D FA37 61 # 34 # 39 FA39	* SP. * INPUT: NON * OUTPUT: BL *********** * ZSPACE LDA BRA ********** * INPUT: A=V * X=0 * OUTPUT: X= ********* * ZVSWTH LDA CMPA BHI LDY	[SWI FUNCACE - SENEE ANK SEND TANK SEND TO THE TENEM TO	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN COTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE LOAD REQUESTERS A			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FA00 1098 00595A FA03 EE	3D FA37 61 # 34 # 39 FA39 C2 # A6 #	* SP. * INPUT: NON * OUTPUT: BL ********** * ZSPACE LDA BRA ********* * INPUT: A=V * X=0 * OUTPUT: X= ********* * ZVSWTH LDA CMPA BHI LDY LDU	[SWI FUNCACE - SENDE E ANK SEND TANK SEND TO THE TENDE TO	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN CTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE LOAD REQUESTERS A P SUB-CODE TOO HIGH IGNORE CALL IF SO LAVTBL LOAD VECTOR TABLE ADDRESS U=OLD ENTRY			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FA00 1098 00595A FA03 EE 00596A FA05 EF	3D FA37 61 # 34 # 39 FA39 C2 # 64 #	* SP. * INPUT: NON * OUTPUT: BL *********** * ZSPACE LDA BRA ********* * S * INPUT: A=V * X=0 * OUTPUT: X= * X ZVSWTH LDA CMPA BHI LDY A LDU STU	[SWI FUNCACE - SENDE E ANK SEND TANK SEND TO THE TENDE TO	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN CTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE LOAD REQUESTERS A P SUB-CODE TOO HIGH IGNORE CALL IF SO LAVTBL LOAD VECTOR TABLE ADDRESS U=OLD ENTRY RETURN OLD VALUE TO CALLERS X			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FA00 1098 00595A FA03 EE 00596A FA05 EF 00597A FA07 AF	3D FA37 61 # 34 # 39 FA39 C2 # 64 # 7E #	* SP. * INPUT: NON * OUTPUT: BL *********** * ZSPACE LDA BRA ********* * S * INPUT: A=V * X=0 * OUTPUT: X= ********** * CMPA BHI LDY A LDU STU A STU STX	[SWI FUNCACE - SENDE E ANK SEND T ******* #' ZOTCH2 ******* [SWI FUNCACE ECTOR TABIOR REPLACE PREVIOUS V ******* 1,S #HIVTR ZOTCH3 VECTAB+ A,Y 4,S -2,S	CTION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER CHARLES A PROBLEM TO ALLERS A CSUB-CODE TOO HIGH IGNORE CALL IF SO AVTBL LOAD VECTOR TABLE ADDRESS U=OLD ENTRY RETURN OLD VALUE TO CALLERS X P X=0			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FA00 1098 00595A FA03 EE 00596A FA05 EF	3D FA37 61 # 34 # 39 FA39 C2 # 64 # 7E # 2E FA39 A6 #	* SP. * INPUT: NON * OUTPUT: BL ********** * ZSPACE LDA BRA ********* * S * INPUT: A=V * X=0 * OUTPUT: X= ********* * ZVSWTH LDA CMPA BHI LDY A LDU A STU A STX BEQ STX	[SWI FUNCACE - SENDE E ANK SEND TANK SEND TO THE TENDE TO	TION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER LOAD BLANK SEND AND RETURN CTION 9] R TABLE ENTRY LE CODE (OFFSET) CEMENT VALUE VALUE LOAD REQUESTERS A P SUB-CODE TOO HIGH IGNORE CALL IF SO LAVTBL LOAD VECTOR TABLE ADDRESS U=OLD ENTRY RETURN OLD VALUE TO CALLERS X			
00576 00577 00578 00579 00580 00581A F9F6 86 00582A F9F8 20 00584 00585 00586 00587 00588 00589 00590 00591A F9FA A6 00592A F9FC 81 00593A F9FE 22 00594A FA00 1098 00595A FA03 EE 00596A FA05 EF 00597A FA07 AF 00598A FA09 27	3D FA37 61 # 34 # 39 FA39 C2 # 64 # 7E # 2E FA39	* SP. * INPUT: NON * OUTPUT: BL ********** * ZSPACE LDA BRA ********* * S * INPUT: A=V * X=0 * OUTPUT: X= ********* * ZVSWTH LDA CMPA BHI LDY A LDU A STU A STX BEQ STX	[SWI FUNCACE - SENDE E ANK SEND T ******* #' ZOTCH2 ******* [SWI FUNCACE ECTOR TABIOR REPLACE PREVIOUS V ******** 1,S #HIVTR ZOTCH3 VECTAB+ A,Y 4,S -2,S ZOTCH3	CTION 7] D BLANK TO OUTPUT HANDLER CO CONSOLE HANDLER CO CONSOLE HANDLER CO CONSOLE HANDLER CO CONSOLE HANDLER COAD BLANK SEND AND RETURN COAD BLANK SEND AND RETURN COAD BLANK SEND AND RETURN COAL COAL COAL COAL COAL COAL COAL COAL			

```
PAGE 012 ASSIST09.SA:0
                                 ASSIST09 - MC6809 MONITOR
00603
                           **************
00604
                                                [SWI FUNCTION 0]
00605
                               INCHNP - OBTAIN INPUT CHAR IN A (NO PARITY)
                              NULLS AND RUBOUTS ARE IGNORED.
00606
                              AUTOMATIC LINE FEED IS SENT UPON RECIEVING A
00607
                                  CARRIAGE RETURN.
00608
                              UNLESS WE ARE LOADING FROM TAPE.
00609
00610
                      FA6E ZINCHP BSR
00611A FAOF 8D
                 5D
                                         XQPAUS
                                                  RELEASE PROCESSOR
00612A FAll 8D
                      FA72 ZINCH BSR
                                                  CALL INPUT DATA APPENDAGE
                                         XQCIDT
                 5F
                                         ZINCHP
                                                  LOOP IF NONE AVAILABLE
00613A FA13 24
                 FA
                      FA0F
                                  BCC
                                  TSTA
00614A FA15 4D
                                                  ? TEST FOR NULL
00615A FA16 27
                 F9
                                  BEQ
                                         ZINCH
                                                  IGNORE NULL
                      FAll
                                         #$7F
                                                  ? RUBOUT
00616A FA18 81
                 7F
                        Α
                                  CMPA
                                                  BRANCH YES TO IGNORE
00617A FA1A 27
                 F5
                      FAll
                                  BEQ
                                         ZINCH
00618A FAIC A7
                 61
                      Α
                                                  STORE INTO CALLERS A
                                  STA
                                         1,S
00619A FALE OD
                 8F
                                  TST
                                         MISFLG
                        Α
                                                  ? LOAD IN PROGRESS
00620A FA20 26
                 17
                      FA39
                                 BNE
                                         ZOTCH3
                                                  BRANCH IF SO TO NOT ECHO
00621A FA22 81
                 0 D
                        Α
                                  CMPA
                                         #CR
                                                  ? CARRIAGE RETURN
00622A FA24 26
                 04
                                                  NO, TEST ECHO BYTE
                      FA2A
                                  BNE
                                         ZIN2
00623A FA26 86
                                                  LOAD LINE FEED
                 0A
                                  LDA
                                         #LF
                        Α
00624A FA28 8D
                 C2
                      F9EC
                                  BSR
                                         SEND
                                                  ALWAYS ECHO LINE FEED
00625A FA2A 0D
                 F4
                       A ZIN2
                                  TST
                                         VECTAB+.ECHO ? ECHO DESIRED
00626A FA2C 26
                 0B
                      FA39
                                  BNE
                                         ZOTCH3 NO, RETURN
                           * FALL THROUGH TO OUTCH
00627
00629
00630
                                          [SWI FUNCTION 1]
00631
                                      OUTCH - OUTPUT CHARACTER FROM A
00632
                              INPUT: NONE
00633
                              OUTPUT: IF LINEFEED IS THE OUTPUT CHARACTER THEN
                                       C=0 NO CTL-X RECIEVED, C=1 CTL-X RECIEVED
00634
                           ********
00635
                                         1,S
                         A ZOTCH1 LDA
                                                  LOAD CHARACTER TO SEND
00636A FA2E A6
                 61
                 8C 09
00637A FA30 30
                                         <ZPCRLS,PCR DEFAULT FOR LINE FEED
                                  LEAX
00638A FA33 81
                 0A
                                  CMPA
                                         #LF
                         Α
                                                  ? LINE FEED
00639A FA35 27
00640A FA37 8D
                 0F
                      FA46
                                  BEQ
                                         ZPDTLP
                                                  BRANCH TO CHECK PAUSE IF SO
                      F9EC ZOTCH2 BSR
                                                  SEND TO OUTPUT ROUTINE
                                         SEND
                 B3
00641A FA39 OC
                 90
                         A ZOTCH3 INC
                                         SWICNT
                                                  BUMP UP "SWI" TRACE NEST LEVEL
                                                  RETURN FROM "SWI" FUNCTION
00642A FA3B 3B
                                  RTI
00644
00645
                                          [SWI FUNCTION 6]
00646
                                    PCRLF - SEND CR/LF TO CONSOLE HANDLER
                              INPUT: NONE
00647
                              OUTPUT: CR AND LF SENT TO HANDLER
00648
                            * C=0 NO CTL-X, C=1 CTL-X RECIEVED
00649
00650
                                         EOT
00652A FA3C
                 04
                         A ZPCRLS FCB
                                                  NULL STRING
                 8C FC
00654A FA3D 30
                           ZPCRLF LEAX
                                         ZPCRLS, PCR READY CR, LF STRING
00655
                           * FALL INTO CR/LF CODE
```

```
PAGE 013 ASSIST09.SA:0
                                ASSISTO9 - MC6809 MONITOR
00657
00658
                                        [SWI FUNCTION 3]
00659
                                   PDATA - OUTPUT CR/LF AND STRING
                          * INPUT: X->STRING
00660
                          * OUTPUT: CR/LF AND STRING SENT TO OUTPUT CONSOLE
00661
00662
                                    HANDLER.
                                C=0 NO CTL-X, C=1 CTL-X RECIEVED
00663
                          * NOTE: LINE FEED MUST FOLLOW CARRIAGE RETURN FOR
00664
                          * PROPER PUNCH DATA.
00665
00666
00667A FA40 86
                        A ZPDATA LDA
                                                 LOAD CARRIAGE RETURN
                ΩD
                                        #CR
00668A FA42 8D
                A8
                             BSR
                                        SEND
                                                 SEND IT
                     F9EC
00669A FA44 86
                                 LDA
                                        #LF
                                                 LOAD LINE FEED
                0A
00670
                          * FALL INTO PDATAL
                          **********
00672
00673
                                        [SWI FUNCTION 2]
00674
                                    PDATAL - OUTPUT STRING TILL EOT ($04)
00675
                             THIS ROUTINE PAUSES IF AN INPUT BYTE BECOMES
00676
                             AVAILABLE DURING OUTPUT TRANSMISSION UNTIL A
00677
                             SECOND IS RECIEVED.
00678
                           * INPUT: X->STRING
00679
                           * OUTPUT: STRING SENT TO OUTPUT CONSOLE DRIVER
                                   C=0 NO CTL-X, C=1 CTL-X RECIEVED
00680
00681
                          *********
00682A FA46 8D
                     F9EC ZPDTLP BSR SEND
                                                SEND CHARACTER TO DRIVER
                A4
00683A FA48 A6
                 80
                        A ZPDTAL LDA
                                        ,X+
                                                 LOAD NEXT CHARACTER
00684A FA4A 81
                 04
                                 CMPA
                                        #EOT
                                                 ? EOT
                        Α
00685A FA4C 26
                                        ZPDTLP
                                                 LOOP IF NOT
                 F8
                      FA46
                                 BNE
00686
                          * FALL INTO PAUSE CHECK FUNCTION
00688
00689
                                       [SWI FUNCTION 12]
00690
                                PAUSE - RETURN TO TASK DISPATCHING AND CHECK
                                        FOR FREEZE CONDITION OR CTL-X BREAK
00691
00692
                            THIS FUNCTION ENTERS THE TASK PAUSE HANDLER SO
                             OPTIONALLY OTHER 6809 PROCESSES MAY GAIN CONTROL.
00693
                             UPON RETURN, CHECK FOR A 'FREEZE' CONDITION WITH A RESULTING WAIT LOOP, OR CONDITION CODE
00694
00695
00696
                             RETURN IF A CONTROL-X IS ENTERED FROM THE INPUT
                           * HANDLER.
00697
                           * OUTPUT: C=1 IF CTL-X HAS ENTERED, C=0 OTHERWISE
00698
00699
                                        XQPAUS RELEASE CONTROL AT EVERY LINE
00700A FA4E 8D
                      FA6E ZPAUSE BSR
                 1E
00701A FA50 8D
                 06
                      FA58
                                        CHKABT
                                                 CHECK FOR FREEZE OR ABORT
                                 BSR
                 Α9
                      Α
                                        CC,B
                                                 PREPARE TO REPLACE CC
00702A FA52 1F
                                  TFR
                                                 OVERLAY OLD ONE ON STACK
00703A FA54 E7
                 E4
                         Α
                                  STB
                                         ,s
                                         ZOTCH3
                                                 RETURN FROM "SWI"
00704A FA56 20
                 El
                      FA39
                                 BRA
                           * CHKABT - SCAN FOR INPUT PAUSE/ABORT DURING OUTPUT
00706
                           * OUTPUT: C=0 OK, C=1 ABORT (CTL-X ISSUED)
00707
                           * VOLATILE: U,X,D
00708
00709A FA58 8D
                 18
                      FA72 CHKABT BSR
                                        XOCIDT
                                                 ATTEMPT INPUT
                              BCC
00710A FA5A 24
                 05
                      FA61
                                        CHKRTN
                                                 BRANCH NO TO RETURN
```

PAGE 014	ASSIST09	.SA:0	1	ASSISTO	- MC6809	9 MONITOR
00711A FA5 00712A FA5 00713A FA6 00714A FA6 00715A FA6	E 26 02 0 53 1 39 2 8D 0	FA62	CHKSEC CHKRTN CHKWT		#CAN CHKWT XQPAUS XQCIDT	? CTL-X FOR ABORT BRANCH NO TO PAUSE SET CARRY RETURN TO CALLER WITH CC SET PAUSE FOR A MOMENT ? KEY FOR START
00717A FA6 00718A FA6	6 24 FA 8 81 18	FA62		BCC CMPA	CHKWT #CAN	LOOP UNTIL RECIEVED ? ABORT SIGNALED FROM WAIT
00719A FA6 00720A FA6 00721A FA6	C 4F	FA60		BEQ CLRA RTS	CHKSEC	BRANCH YES SET C=0 FOR NO ABORT AND RETURN
00723 00724A FA6 00725A FA7 00726A FA7 00727A FA7	2 AD 91 6 84 71	E578 E562 A	XQPAUS XQCIDT	JMP	[VECTAB+	PS .PAUSE,PCR] TO PAUSE ROUTINE .CIDTA,PCR] TO INPUT ROUTINE STRIP PARITY RETURN TO CALLER
00729 00730			*****			**************************************
00731 00732 00733 00734 00735 00736			* TRAG * TRAG * TRAG * A C	NMI HAI CE PRINT CE LEVE CING COI TL-X IS	NDLER IS TOUTS OCC L IS NOT TOUTS UTINUES UTINUES UTINUES	USED FOR TRACING INSTRUCTIONS. UR ONLY AS LONG AS THE STACK BREACHED BY FALLING BELOW IT. NTIL THE COUNT TURNS ZERO OR FROM THE INPUT CONSOLE DEVICE.
00738A FA7	0 41	_	MCHOMB	505		
OUTSON INT	9 41	· A	MSHOWP	FCB	'O, 'P, '-	,EOT OPCODE PREP
00740A FA7 00741A FA7 00742A FA8 00743A FA8	D 8D 44 F 0D 81 1 26 34 3 0D 96	PAC1 A FAB7	NMIR	BSR TST BNE TST	LDDP MISFLG NMICON SWICNT	LOAD PAGE AND VERIFY STACK THRU A BREAKPOINT BRANCH IF SO TO CONTINUE INHIBIT "SWI" DURING TRACE
00740A FA7 00741A FA7 00742A FA8 00743A FA8 00744A FA8 00745A FA8 00746A FA8	D 8D 4 F 0D 8 1 26 36 3 0D 9 5 2B 2 7 30 66 9 9C F 8 25 2	FAC1 FAB7 A FAB7 A FAB0 A A A A A A A A A A	NMIR	BSR TST BNE TST BMI LEAX CMPX BLO	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC	LOAD PAGE AND VERIFY STACK THRU A BREAKPOINT BRANCH IF SO TO CONTINUE INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY
00740A FA7 00741A FA7 00742A FA8 00743A FA8 00744A FA8 00745A FA8 00746A FA8 00747A FA8 00748A FA8 00749A FA9	D 8D 4 F 0D 8 1 26 36 3 0D 96 5 2B 29 67 30 66 9 9C F5 8 25 2 8 25 2 8 20 30 86 0 3F	FAC1 FAB7 A FAB0 FAB0 A A FAB0 E E9	NMIR	BSR TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,P	LOAD PAGE AND VERIFY STACK THRU A BREAKPOINT BRANCH IF SO TO CONTINUE INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY CR LOAD OP PREP SEND TO CONSOLE FUNCTION
00740A FA7 00741A FA7 00742A FA8 00743A FA8 00744A FA8 00746A FA8 00746A FA8 00748A FA8 00749A FA9 00750A FA9 00751A FA9 00752A FA9	D 8D 4: F 0D 8! 1 26 3: 3 0D 9! 5 2B 2: 7 30 6: 9 9C F: 8 25 2. 9 37 30 10 0 3F 11 0 12 09 8: 14 30 8: 18 3F	FACL FAB7 A FAB0 FAB0 A A FAB0 E E 9	NMIR	BSR TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,P PDATA1 DELIM LASTOP,P	LOAD PAGE AND VERIFY STACK ? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY CR LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT CR POINT TO LAST OP SEND OUT AS HEX
00740A FA7 00741A FA7 00742A FA8 00743A FA8 00744A FA8 00746A FA8 00746A FA8 00747A FA8 00749A FA9 00750A FA9 00751A FA9	D 8D 4: F 0D 8! 1 26 3: 3 0D 90 5 2B 2: 67 30 66 9 9C F: 68 25 2 60 30 86 0 3F 0 20 9 88 0 30 80 0 3	FAC1 FAB7 FAB0 FAB0 A FAB0 E59 A E501 A FAB3 FAB3 FAB5	NMIR	BSR TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,P PDATA1 DELIM LASTOP,P OUT4HS REGPRS ZBKCMD	LOAD PAGE AND VERIFY STACK ? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY CR LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT CR POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL"
00740A FA7 00741A FA7 00742A FA8 00743A FA8 00744A FA8 00745A FA8 00747A FA8 00749A FA9 00751A FA9 00752A FA9 00753A FA9 00755A FA9 00756A FA9	D 8D 4: F 0D 8! 1 26 36 3 0D 90 5 2B 25 67 30 66 9 9C F: B 25 2 D 30 8: 0 3F 0 9 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 8: 1 0 0 0 0 8: 1 0 0 0 0 8: 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	2 FAC1 FAB7 A FAB0 C A A B FAB0 C E9 A A C E501 A FAB3 FAD5 A FAD5 A FAD5	NMIR	BSR TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BCS ROR BCS LDX	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,P PDATA1 DELIM LASTOP,P OUT4HS REGPRS	LOAD PAGE AND VERIFY STACK ? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY CR LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT CR POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS
00740A FA7 00741A FA7 00742A FA8 00743A FA8 00744A FA8 00745A FA8 00746A FA8 00747A FA8 00749A FA9 00751A FA9 00751A FA9 00752A FA9 00753A FA9 00755A FA9 00755A FA9 00755A FA9 00755A FA9	D 8D 42 F 0D 81 1 26 34 3 0D 99 5 2B 29 67 30 66 9 9 25 28 80 3F 10 09 88 14 30 8 18 3F 19 0 0 14 30 8 18 3F 19 0 0 14 30 8 18 3F 19 25 3 10 25 3 10 25 3 10 25 3 10 25 3 10 25 3 10 27 29 10 28 9 10 29 9 10 9 10 9 10 9 10 9 10 9 10 9 10 9 1	FACL FAB7 A FAB0 FAB0 B FAB0 E9 A FAB3 FAD5 A FAD5	NMIR	BSR TST BNE TST BMI LEAX CMPX BLO LEAX SWI FCB ROL LEAX SWI FCB BSR BCS ROR BCS	LDDP MISFLG NMICON SWICNT NMITRC 12,S SLEVEL NMITRC MSHOWP,P PDATA1 DELIM LASTOP,P OUT4HS REGPRS ZBKCMD DELIM ZBKCMD TRACEC	LOAD PAGE AND VERIFY STACK ? THRU A BREAKPOINT BRANCH IF SO TO CONTINUE ? INHIBIT "SWI" DURING TRACE BRANCH YES OBTAIN USERS STACK POINTER ? TO TRACE HERE BRANCH IF TOO LOW TO DISPLAY CR LOAD OP PREP SEND TO CONSOLE FUNCTION SAVE CARRY BIT CR POINT TO LAST OP SEND OUT AS HEX FUNCTION FOLLOW MEMORY WITH REGISTERS BRANCH IF "CANCEL" RESTORE CARRY BIT BRANCH IF "CANCEL" LOAD TRACE COUNT

PAGE 015 ASSIS	T09.SA:0	ASSISTO9 - MC680	9 MONITOR
00766A FAB0 16	03F7 FEAA NMITRO	LBRA CTRCE3	NO, TRACE ANOTHER INSTRUCTION
00768A FAB3 17 00769A FAB6 39	01B9 FC6F REGPRS	LBSR REGPRT RTS	PRINT REGISTERS AS FROM COMMAND RETURN TO CALLER
00771 00772A FAB7 UF 00773A FAB9 17 00774A FABC 3B	8F A NMICON	CLR MISFLG LBSR ARMBK2	
00776 00777 00778 00779 00780	* AN] * HANI * INPU	INVALID STACK CAUS DLER.	PAGE REGISTER, VERIFY STACK. SES A RETURN TO THE COMMAND REGISTERS FROM AN INTERRUPT O WORK PAGE
00782A FABD	3F A ERRMSO	FCB '?,BELL,	\$20,EOT ERROR RESPONSE
00784A FAC1 E6 00785A FAC5 1F 00786A FAC7 A1 00787A FAC9 27 00788A FACB 10DE 00789A FACE 30 00790A FAD1 3F 00791A FAD2 00792	8C EC ERROR 03 A	TFR B,DP CMPA 3,S BEQ RTS LDS RSTACK	? IS STACK VALID YES, RETURN RESET TO INITIAL STACK POINTER CR LOAD ERROR REPORT SEND OUT BEFORE REGISTERS ON NEXT LINE
00794 00795 00796 00797 00798 00799A FAD3 8D	*	[SWI FUN BREAKPOINT P INT REGISTERS AND	******** CTION 10] ROGRAM FUNCTION GO TO COMMAND HANLER ************************************
00000A FAD5 10	FEZI FOFF ZBRCM	D LBRA CMDNEP	NOW ENTER COMMAND NANDLER
00802 00803 00804 00805	* * THI ****	IRQ, RESERVED, SW E DEFAULT HANDLIN	**************************************
00806 00807 00808 00809A FAD8 8D 00810A FADA 20	FAD8 A SWI2R FAD8 A SWI3R FAD8 A IRQR E7 FAC1 RSRVD F7 FAD3	EQU * EQU *	SWI2 ENTRY SWI3 ENTRY IRQ ENTRY SET BASE PAGE, VALIDATE STACK FORCE A BREAKPOINT
00812 00813 00814 00815	* * JU	FIRQ HANDLER ST RETURN FOR THE	:*************************************

PAGE 016 ASSIS	T09.SA:0	ASSISTO9 - MC6809	9 MONITOR
00818	*****	*****	******
00819	*	DEFAULT I/O DRIV	VERS
00820			
00822	* CTISM	A - DEMUDN CONCO	LE INPUT CHARACTER
00823	* OUTPU	JT: C=0 IF NO DAT	TA READY, C=1 A=CHARACTER
00824 00825A FADC DE	* U VOI FO A CIDTA		ACTA TOAD ACTA ADDDDCC
00826A FADE A6	FO A CIDTA C4 A	LDA ,U	ACIA LOAD ACIA ADDRESS LOAD STATUS REGISTER
00827A FAE0 44	00 8185	LSRA	TEST RECIEVER REGISTER FLAG
00828A FAEL 24 00829A FAE3 A6	02 FAE5 41 A	BCC CIRTN LDA 1,U	RETURN IF NOTHING LOAD DATA BYTE
00830A FAE5 39	CIRTN	RTS	RETURN TO CALLER
00832		- INPUT CONSOLE	
00833 00834	* A,X	VOLATILE	E INITIALIZATION
00835	FAE6 A CION	EQU *	
00836A FAE6 86 00837A FAE8 9E	03 A COON FO A	LDA #3 LDX VECTAB+.	RESET ACIA CODE ACIA LOAD ACIA ADDRESS
00838A FAEA A7	84 A	STA ,X	STORE INTO STATUS REGISTER
00839A FAEC 86 00840A FAEE A7	51 A 84 A	LDA #\$51 STA ,X	SET CONTROL REGISTER UP
00841A FAF0 39	RTS	RTS	RETURN TO CALLER
00843	* THE	FOLLOWING HAVE N	O DUTIES TO PERFORM
00844	FAFO A CIOFF	EQU RTS	CONSOLE INPUT OFF
00845	FAFO A COOFF	EQU RTS	CONSOLE OUTPUT OFF
00847	* CODT	A - OUTPUT CHARA	CTER TO CONSOLE DEVICE
00848 00849		T: A=CHARACTER T	O SEND TERMINAL WITH PROPER PADDING
00850	_	REGISTERS TRANSP	
00852A FAF1 34	47 A CODTA	PSHS U,D,CC	SAVE REGISTERS, WORK BYTE
00853A FAF3 DE	FO A	LDU VECTAB+.	ACIA ADDRESS ACIA
00854A FAF5 8D 00855A FAF7 81	1B FB12 10 A	BSR CODTAO CMPA #DLE	CALL OUTPUT CHAR SUBROTINE ? DATA LINE ESCAPE
00856A FAF9 27	12 FBOD	BEQ CODTRT	YES, RETURN
00857A FAFB D6 00858A FAFD 81	F2 A OD A	LDB VECTAB+. CMPA #CR	PAD DEFAULT TO CHAR PAD COUNT ? CR
00859A FAFF 26	02 FB03	BNE CODTPD	BRANCH NO
00860A FB01 D6	F3 A	· ·	PAD+1 LOAD NEW LINE PAD COUNT
00861A FB03 4F 00862A FB04 E7	CODTPD E4 A	STB ,S	CREATE NULL SAVE COUNT
00863A FB06	8C A	FCB SKIP2	ENTER LOOP
00864A FB07 8D 00865A FB09 6A	09 FB12 CODTLP E4 A	BSR CODTAO DEC ,S	SEND NULL ? FINISHED
00866A FB0B 2A	FA FB07	BPL CODTLP	NO, CONTINUE WITH MORE
00867A FB0D 35	C7 A COD'IRT	PULS PC,U,D,C	CC RESTORE REGISTERS AND RETURN
00869A FB0F 17	FF5C FA6E CODTAD		TEMPORARY GIVE UP CONTROL
00870A FB12 E6 00871A FB14 C5	C4 A CODTAC	LDB ,U BITB #\$02	LOAD ACIA CONTROL REGISTER ? TX REGISTER CLEAR
••			

PAGE	017	ASS I	ST09.	SA:0	,	ASSISTO	9 - MC680	9 MONITOR
00872A 00873A 00874A 00875	FB18	A7	F7 4 1	FB0F A	*E	BEQ STA RTS	CODTAD 1,U	RELEASE CONTROL IF NOT STORE INTO DATA REGISTER RETURN TO CALLER
00877 00878						- TURN VOLATI	•	VERIFY/PUNCH MECHANISM
00880A 00881A 00882A 00883A 00884A 00885A	FB1E FB1E FB21 FB22 FB23	6D 26 4C 3F	11 66 01 01 8F	A A FB22 A A	BSON	LDA TST BNE INCA SWI FCB INC	#\$11 6,S BSON2 OUTCH MISFLG	SET READ CODE ? READ OR VERIFY BRANCH YES SET TO WRITE PERFORM OUTPUT FUNCTION SET LOAD IN PROGRESS FLAG
00887A						RTS		RETURN TO CALLER
00889 00890						F - TUR		AD/VERIFY/PUNCH MECHANISM
00891A 00892A 00893A	FB29	3F	14 01	A A	BSOFF	LDA SWI FCB	#\$14 OUTCH	TO DC4 - STOP SEND OUT FUNCTION
00894A 00895A	FB20	3F				DECA SWI		CHANGE TO DC3 (X-OFF) SEND OUT
00896A 00897A 00898A 00899A	FB21	0A 8E	61			FCB DEC LDX LEAX	OUTCH MISFLG #25000 -1,X	
00900A 00901A	FB3	26	FC		200121	BNE RTS	BSOFLP	LOOP TILL DONE RETURN TO CALLER
00903								
009114 009134 00914 00915 00916 00917	FB3	A 6D	66	A		LDU TST BEQ NG READ	2,S 6,S BSDPUN D/VERIFY:	U=TO ADDRESS OR OFFSET ? PUNCH BRANCH YES S+2=MSB ADDRESS SAVE BYTE S+1=BYTE COUNTER S+0=CHECKSUM U HOLDS OFFSET
009187 009187 009197	FB4	0 3F		-	BSDLD1	LEAS SWI FCB	-3,S INCHNP	ROOM FOR WORK/COUNTER/CHECKSUM GET NEXT CHARACTER FUNCTION
00921/ 00922/ 00923/	A FB4 A FB4	2 81 4 26	53 FA	A	RSDLD2		#'S BSDLD1	? START OF S1/S9 BRANCH NOT GET NEXT CHARACTER

PAGE	018 ASSIST09.SA:0			ASSISTO9 - MC6809 MONITOR					
00924	A FB4	7		00	Α		FCB	INCHNP	FUNCTION
00925	A FB4	8	81	39	Α		CMPA	#19	? HAVE S9
00926				22	FB6E		BEQ	BSDSRT	YES, RETURN GOOD CODE
00927			- :	31	A		CMPA	#'1	? HAVE NEW RECORD
00928				F2	FB42		BNE	BSDLD2	BRANCH IF NOT
00929				E4	A		CLR	,S	CLEAR CHECKSUM
00930				21	FB75		BSR	BYTE	OBTAIN BYTE COUNT
00931				61	A		STB	1,S	SAVE FOR DECREMENT
00932		•	.	01	••	* PEAD	ADDRESS	•	DAVE TOR DECREMENT
00933	A FRS	6	8D	1D	FB75	KLAD	BSR	BYTE	OBTAIN HIGH VALUE
00934				62	A		STB	2,S	SAVE IT
00935			_	19	FB75		BSR	BYTE	OBTAIN LOW VALUE
00936				62	A		LDA	2,S	MAKE D=VALUE
00937				CB	A		LEAY	D,U	Y=ADDRESS+OFFSET
00938	n 103		J 1	CD	n	* STORE		5,0	1-ADDRESS (OF FSET
00939	A FR6	'n	8D	13	FR75	BSDNXT		BYTE	NEXT BYTE
00940				0C	FB70	DODIMI	BEQ	BSDEOL	BRANCH IF CHECKSUM
00941				69	A A		TST	9,S	? VERIFY ONLY
00942				02	FB6A		BMI	BSDCMP	YES, ONLY COMPARE
									STURE INTO MEMORY
00943			_	A4 A0	A	BSDCMP	STB	, Y , Y+	
00945				F2	FB60	BSDCMP	BEQ	BSDNXT	? VALID RAM YES, CONTINUE READING
						DCDC0M			•
00946	A FBC	E	35	92	A	BSDSRT	PULS	PC,X,A	RETURN WITH Z SET PROPER
00948	A FB7	70	4C			BSDEOL	INCA		? VALID CHECKSUM
00949	A FB7	1	27	CD	FB40		BEQ	BSDLD1	BRANCH YES
00950	A FB7	73	20	F9	FB6E		BRA	BSDSRT	RETURN Z=0 INVALID
00952						* BYTE	BUILDS	8 BIT VA	LUE FROM TWO HEX DIGITS IN
00953	A FB7	75	8D	12	FB89	BYTE	BSR	BYTHEX	OBTAIN FIRST HEX
00954	A FB7	77	C6	10	A		LDB	#16	PREPARE SHIFT
00955	A FB	79	3D				MUL		OVER TO A
00956	A FB7	7A	8D	0 D	FB89		BSR	BYTHEX	OBTAIN SECOND HEX
00957	A FB7	7C	34	04	Α		PSHS	В	SAVE HIGH HEX
00958	A FB7	Æ	AB	E0	Α		ADDA	,S+	COMBINE BOTH SIDES
00959	A FB	30	1F	89	Α		TFR	A,B	SEND BACK IN B
00960	A FB	32	AB	62	Α		ADDA	2,S	COMPUTE NEW CHECKSUM
00961	A FB	34	A7	62	Α		STA	2,S	STORE BACK
00962	A FB	36	6A	63	Α		DEC	3,S	DECREMENT BYTE COUNT
00963	A FB	88	39			BYTRTS	RTS		RETURN TO CALLER
00965	A FB	39	3F			вутнех	SWI		GET NEXT HEX
00966				00	Α		FCB	INCHNP	CHARACTER
00967			17		FD62		LBSR	CNVHEX	CONVERT TO HEX
00968				F8	FB88		BEO	BYTRTS	RETURN IF VALID HEX
00969				F2	A		PULS		,A RETURN TO CALLER WITH Z=0
									•
00971						* PUNC	H STACK	USE: S+8	=TO ADDRESS
00972						*		S+6	=RETURN ADDRESS
00973						*		S+4	=SAVED PADDING VALUES
00974						*		S+2	FROM ADDRESS
00975	<u>, </u>					*		S+1	=FRAME COUNT/CHECKSUM
00976	i					*		S+0	=BYTE COUNT
00977	A FB	92	DE	F2	Α	BSDPUN	LDU	VECTAB+.	PAD LOAD PADDING VALUES
00978	A FB	94	ΑE	64	Α		LDX	4,S	X=FROM ADDRESS
00979				56	A		PSHS	U,X,D	CREATE STACK WORK AREA
00980	A FB	98	CC	0018	A		LDD	#24	SET A=0, B=24

01036

PAGE 0	019 ASSISTO9.SA:0				A	ASSIST09 - MC6809 MONITOR			
00981A	FB9B	D7	F2	A		STB	VECTAB+.P	PAD SETUP 24 CHARACTER PADS	
00982A	FB9D	3F				SWI		SEND NULLS OUT	
00983A			01	Α		FCB	OUTCH	FUNCTION	
00984A			04	A		LDB	#4	SETUP NEW LINE PAD TO 4	
00985A	FBAl	DD	F2	Α		STD		PAD SETUP PUNCH PADDING	
00986			60			LATE SI		TOND MO	
00987A			68		BSPGO	LDD	8,S	LOAD TO MINUS FROM=LENGTH	
00988A 00989A			62	A		SUBD CMPD	2,S #24	? MORE THAN 23	
00989A			0018 02	A FBAF		BLO	BSPOK	NO, OK	
00991A			17	A		LDB	#23	FORCE TO 23 MAX	
00992A				••	BSPOK	INCB	π 2 3	PREPARE COUNTER	
00993A			E4	A	DDI OK	STB	,S	STORE BYTE COUNT	
00994A			03	A		ADDB	#3	ADJUST TO FRAME COUNT	
00995A			61	A		STB	i,s	SAVE	
00996			-		*PUNCH		ULS,S,1		
00997A	FBB6	30	8C 33	3		LEAX		PCR LOAD START RECORD HEADER	
00998A						SWI		SEND OUT	
00999A	FBBA		03	Α		FCB	PDATA	FUNCTION	
01000					* SEND	FRAME C	COUNT		
01001A				_		CLRB		INITIALIZE CHECKSUM	
01002A			61	Α		LEAX	1,5	POINT TO FRAME COUNT AND ADDR	
01003A	FBBE	8D	27	FBE7	*****	BSR	BSPUN2	SEND FRAME COUNT	
01004	EBC0	9.0	25	PDP7	*DATA A	BSR	BSPUN2	SEND ADDRESS HI	
01005A 01006A			23	FBE7 FBE7		BSR	BSPUN2	SEND ADDRESS LOW	
010007	r BC2	עס	23	r DE /	*PUNCH		BSFUNZ	SEND ADDRESS BON	
01007 01008A	FBC4	AF.	62	Α	ronch	LDX	2,S	LOAD START DATA ADDRESS	
01009A			1F		BSPMRE		BSPUN2	SEND OUT NEXT BYTE	
01010A			E4	A		DEC	,S	? FINAL BYTE	
01011A			FA	FBC6		BNE	BSPMRE	LOOP IF NOT DONE	
01012A	FBCC	AF	62	A		STX	2,S	UPDATE FROM ADDRESS VALUE	
01013					*PUNCH	CHECKSU	JM		
01014A						COMB	_	COMPLEMENT	
01015A	FBCF	E7	61	A		STB	1,S	STORE FOR SENDOUT	
01016A			61	Α		LEAX	1,S	POINT TO IT	
01017A			14	FBE9		BSR	BSPUNC	SEND OUT AS HEX	
01018A			68	A		LDX	8,S	LOAD TOP ADDRESS	
01019A			62	A		CMPX	2,S	? DONE	
01020A			C8	FBA3		BHS	BSPGO	BRANCH NOT PCR PREPARE END OF FILE	
01021A			8C 1.	T		LEAX SWI	(BSPEOF,	SEND OUT STRING	
01022A 01023A			03	Α		FCB	PDATA	FUNCTION	
01023A			64	A		LDD	4,S	RECOVER PAD COUNTS	
01025A			F2	A		STD	•	PAD RESTORE	
01026A				••		CLRA		SET Z=1 FOR OK RETURN	
01027A			D6	A		PULS	PC,U,X,D	RETURN WITH OK CODE	
				_					
01029A			84		BSPUN2		, X	ADD TO CHECKSUM	
01030A	FBE9	16	FDED	F9D9	BSPUNC	LBRA	ZOUT2H	SEND OUT AS HEX AND RETURN	
01032A	FBEC	2	53	A	BSPSTR	FCB	'S,'1.EO	T CR, LF, NULLS, S, 1	
01033A			53		BSPEOF			OFC/EOF STRING	
01034A			0 D	A		FCB	CR, LF, EO	•	

* HSDTA - HIGH SPEED PRINT MEMORY

PAGE 020 ASSIS	T09.SA:0	ASSIST09 - MC6809 MONITOR					
01037			* INPUT: S+4=START ADDRESS				
01038		*	S+2=9	STOP ADDRI	ESS		
01039		*	S+0=F	RETURN ADI	DRESS		
01040		* X,D V	<u> </u>	2			
01042			TITLE		ann was true		
01043A FBFC 3F	06	HSDTA	SWI	DON'T D	SEND NEW LINE		
01044A FBFD 01045A FBFE C6	06 A 06 A		FCB LDB	PCRLF #6	FUNCTION PREPARE 6 SPACES		
01045A FBFE C6	06 A	HSBLNK		#0	SEND BLANK		
01047A FC01	07 A	HODDINK	FCB	SPACE	FUNCTION		
01048A FC02 5A			DECB		COUNT DOWN		
01049A FC03 26	FB FC00		BNE	HSBLNK	LOOP IF MORE		
01050A FC05 5F			CLRB		SETUP BYTE COUNT		
01051A FC06 1F	98 A	HSHTTL	TFR	B,A	PREPARE FOR CONVERT		
01052A FC08 17	FDDB F9E6		LBSR	ZOUTHX	CONVERT TO A HEX DIGIT		
01053A FC0B 3F			SWI		SEND BLANK		
01054A FC0C	07 A		FCB	SPACE	FUNCTION		
01055A FC0D 3F	07 3		SWI FCB	CDACE	SEND ANOTHER		
01056A FC0E 01057A FC0F 5C	07 A		INCB	SPACE	BLANK UP ANOTHER		
01057A FC0F 5C	10 A		CMPB	#\$10	? PAST 'F'		
01059A FC12 25	F2 FC06		BLO	HSHTTL	LOOP UNTIL SO		
01060A FC14 3F		HSHLNE			TO NEXT LINE		
01061A FC15	06 A		FCB	PCRLF	FUNCTION		
01062A FC16 25	2F FC47		BCS	HSDRTN	RETURN IF USER ENTERED CTL-X		
01063A FC18 30	64 A		LEAX	4,S	POINT AT ADDRESS TO CONVERT		
01064A FC1A 3F			SWI		PRINT OUT ADDRESS		
01065A FC1B	05 A		FCB	OUT4HS	FUNCTION		
01066A FCIC AE	64 A 10 A		LDX LDB	4,S #16	LOAD ADDRESS PROPER NEXT SIXTEEN		
01067A FC1E C6 01068A FC20 3F	10 A	HSHNXT		#10	CONVERT BYTE TO HEX AND SEND		
01000A FC20 3F 01069A FC21	04 A		FCB	OUT2HS	FUNCTION		
01070A FC22 5A	04 1		DECB	0012110	COUNT DOWN		
01071A FC23 26	FB FC20		BNE	HSHNXT	LOOP IF NOT SIXTEENTH		
01072A FC25 3F			SWI		SEND BLANK		
01073A FC26	07 A		FCB	SPACE	FUNCTION		
01074A FC27 AE	64 A		LDX	4,S	RELOAD FROM ADDRESS		
01075A FC29 C6	10 A		LDB	#16	COUNT		
01076A FC2B A6 01077A FC2D 2B	80 A 04 FC33	HSHCHR	BMI	,X+ HSHDOT	NEXT BYTE TOO LARGE, TO A DOT		
01077A FC2D 2B 01078A FC2F 81	20 A		CMPA	#1	? LOWER THAN A BLANK		
01079A FC2F 61 01079A FC31 24	02 FC35		BHS	# HSHCOK	NO, BRANCH OK		
01080A FC33 86		HSHDOT		#'.	CONVERT INVALID TO A BLANK		
01081A FC35 3F		HSHCOK			SEND CHARACTER		
01082A FC36	01 A		FCB	OUTCH	FUNCTION		
01083A FC37 5A			DECB		? DONE		
01084A FC38 26	Fl FC2B		BNE	HSHCHR	BRANCH NO		
01085A FC3A AC	62 A		CPX	2,S	? PAST LAST ADDRESS		
01086A FC3C 24 01087A FC3E AF	09 FC47		BHS	HSDRTN	QUIT IF SO UPDATE FROM ADDRESS		
01087A FC3E AF 01088A FC40 A6	64 A 65 A		STX LDA	4,S 5,S	LOAD LOW BYTE ADDRESS		
01089A FC42 48	-	•	ASLA	-,-	? TO SECTION BOUNDRY		
01090A FC43 26	CF FC14		BNE	HSHLNE	BRANCH IF NOT		
01091A FC45 20	B5 FBFC		BRA	HSDTA	BRANCH IF SO		
01092A FC47 3F		HSDRTN			SEND NEW LINE		
01093A FC48	06 A		FCB	PCRLF	FUNCTION		
01094A FC49 39			RTS		RETURN TO CALLER		

PAGE 021 ASSIST	09.SA:0	ASSISTO9 - MC6809	MONITOR
01095	*F		
01097	*****	******	******
01098 01099	* ****	ASSIST09	C O M M A N D S
01101 011022 FC42 SP			- DISPLAY AND CHANGE REGISTERS
01102A FC4A 8D 01103A FC4C 4C	23 FC6F CREG	BSR REGPRT INCA	PRINT REGISTERS SET FOR CHANGE FUNCTION
01104A FC4D 8D	21 FC70	BSR REGCHG	GO CHANGE, DISPLAY REGISTERS
01105A FC4F 39		RTS	RETURN TO COMMAND PROCESSOR
01107	*****	*****	*****
01108	*	REGPRT - PRINT/	CHANGE REGISTERS SUBROUTINE
01109 01110			AD' IF OVERFLOW DETECTED DURING
01111	* DON	Е.	CHANGE DISPLAYS REGISTERS WHEN
01112		STER MASK LIST CO	
01113 01114	· · · · · · · · · · · · · · · · · · ·	CHARACTERS DENOT:	
01114	5 ,	ZERO FOR ONE BYTI OFFSET ON STACK '	TO REGISTER POSITION
01116	* INPU	T: SP+4=STACKED	REGISTERS
01117	* * በበጥቦ		O PRINT AND CHANGE
01118 01119	* 0019	UT: (ONLY FOR REC C=1 CONTROL-	X ENTERED, C=0 OTHERWISE
01120		TILE: D,X (CHANG	
01121	*	B,X (DISPL	AY) ******
01122 01123A FC50	50 A REGMSK		,19 PC REG
01124A FC54	41 A	FCB 'A,0,10	
01125A FC57	42 A	FCB 'B,0,11	
01126A FC5A 01127A FC5D	58 A 59 A	FCB 'X,-1,13 FCB 'Y,-1,15	
01127A FC60	55 A	FCB 'U,-1,17	
01129A FC63	53 A	FCB 'S,-1,1	
01130A FC66	43 A 44 A	FCB 'C,'C,0, FCB 'D,'P,0,	9 CC REG 12 DP REG
01131A FC6A 01132A FC6E	44 A 00 A		END OF LIST
01134A FC6F 4F	REGPRT		SETUP PRINT ONLY FLAG
01134A FC6F 4F			
01136A FC73 34	32 A		SAVE ON STACK WITH OPTION
01137A FC75 31	8C D8		CR LOAD REGISTER MASK
01138A FC78 EC 01139A FC7A 4D	AO A REGP1	LDD ,Y+ TSTA	LOAD NEXT CHAR OR <=0 ? END OF CHARACTERS
01140A FC7B 2F	04 FC81	BLE REGP2	BRANCH NOT CHARACTER
01141A FC7D 3F		SWI	SEND TO CONSOLE
01142A FC7E 01143A FC7F 20	01 A F7 FC78	FCB OUTCH BRA REGP1	FUNCTION BYTE CHECK NEXT
01143A FC81 86	2D A REGP2	LDA #'-	READY '-'
01145A FC83 3F		SWI	SEND OUT
01146A FC84	01 A	FCB OUTCH	WITH OUTCH
01147A FC85 30 01148A FC87 6D	E5 A E4 A	LEAX B,S TST ,S	X->REGISTER TO PRINT ? CHANGE OPTION
		v –	

01190A PC88 60 3F	PAGE 022 ASSIST	09.SA:0	1	ASSISTO	- MC6809	9 MONITOR
01151A PC8B 6D 3F 03 PC92 BB00 REGP3 BBANCH 12F0 MEANS ONE PERFORM MORD HEX POLITION STILL BENDELLY BE	01149A FC89 26	12 FC9D		BNE	REGCNG	BRANCH VES
01151A FC8F 3F 015		_				
01153A FC90	01151A FC8D 27			BEQ	• .	BRANCH ZERO MEANS ONE
Oli55A FC93		05 A			OUT4HS	FUNCTION
Oli56A FC94 CC	01154A FC91	8C A		FCB	SKIP2	SKIP BYTE PRINT
O	01155A FC92 3F		REGP3	SWI		PERFORM BYTE HEX
Olisa FC96 5D		04 A		FCB	OUT2HS	
Oli59A FC97 26		AO A	REG4		,Y+	
Olicia FC99 3F						
Olicia PC9B 35 B2		DF FC/8			REGPI	
Oli		06 8			DCDI E	
Olife4a FC9D 8D		- T - I	DECDUN			
Oli66A FC9F 27						
Oli			REGCNG			
01167A FCA3 27 1E FCC3 BEQ REGAGN BRANCH NOPE 01168A FCA5 56 3F A LDB -1,Y LOAD SIZE FLAG 01170A FCA8 50 NEGB MAKE POSITIVE 01171A FCA8 58 ASLB TIMES TWO (=2 OR =4) 01171A FCA8 3F REGSKP SWI PERFORM SPACES 01177A FCAB 07 A PCB BECB 01177A FCAB 07 A PCB BECK FUNCTION 01174A FCAC 5A DECB 01177A FCAB 07 A REGSKP SWI PERFORM SPACES 01177A FCAB 07 A PCB BECK FUNCTION 01177A FCAC 5A DECB 01177A FCAB 07 A REGNC STA ,S SAVE DELIMITER IN OPTION 01178				-		
01168A FCA7 5A						
Oligon Carrest Oligon				_		
01170A FCA8 50 01171A FCA9 58 01171A FCA9 58 01171A FCA9 58 01172A FCAA 3F 01173A FCAB 07 A FCB SPACE FUNCTION 01174A FCAC 5A 01175A FCAD 26 FB FCAA BRA REGSKP LOOP IF MORE 01175A FCAD 26 FB FCAA BRA REG4 CONTINUE WITH NEXT REGISTER 01177A FCB1 A7 E4 A REGNXC STA ,S SAVE DELIMITER IN OPTION 01178 01179A FCB3 DC 9B A LDD NUMBER OBTAIN BINARY RESULT 01180A FCB5 6D 3F A TST -1,Y ? TWO BYTES WORTH 01181A FCB7 26 02 FCBB BNE REGTWO BRANCH YES 01181A FCB7 26 02 FCBB BNE REGTWO BRANCH YES 01182A FCB9 A6 82 A LDA ,-X SETUP FOR TWO 01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE 01184A FCBD A6 E4 A LDA ,S RECOVER DELIMITER 01186A FCC1 26 D1 FC94 01187 01188 01189A FCC3 30 8D E28A REGAN LEAX TSTACK,PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 5A 01191A FCC9 5A 01193A FCCD 5A 01194A FCCC 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCCD 5A 01195A F		or a			-1,1	
Oli72A FCAA 3F						
01173A FCAB	01171A FCA9 58					
01174A FCAC 5A	01172A FCAA 3F		REGSKP	SWI		PERFORM SPACES
01175A FCAD 26 FB FCAA BNE REGSKP LOOP IF MORE 01176A FCAF 20 E3 FC94 BRA REG4 CONTINUE WITH NEXT REGISTER 01177A FCB1 A7 E4 A REGNXC STA ,S SAVE DELIMITER IN OPTION (ALWAYS > 0) 01179A FCB3 DC 9B A LDD NUMBER OBTAIN BINARY RESULT 01180A FCB5 6D 3F A TST -1,Y ? TWO BYTES WORTH 01181A FCB7 26 02 FCBB BNE REGTWO BRANCH YES 01182A FCB9 A6 82 A LDA ,-X SETUP FOR TWO 01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE 01184A FCBD A6 E4 A LDA ,-X SETUP FOR TWO 01186A FCCB A6 E4 A LDA ,-X SETUP FOR TWO 01186A FCCB 81 0D A CMPA #CR ? END OF CHANGES 01186A FCC1 26 D1 FC94 BNE REG4 NO, KEEP ON TRUCK'N 01187 * MOVE STACKED DATA TO NEW STACK IN CASE STACK 01189A FCC3 30 8D E28A REGGGN LEAX TSTACK, PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCCP 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01195A FCDD 6A 82 A REGTF2 LDA ,-X NEXT TO STORE 01196A FCDA C6 15 A LDB #21 LOAD COUNT BOUND 01196A FCDA C6 15 A LDB #21 LOAD COUNT DOWN 01196A FCDA C6 15 A LDB #21 LOAD COUNT AGAIN 01196A FCDA C6 15 A LDB #21 LOAD COUNT DOWN 01195A FCDB A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCDB 5A DECB COUNT DOWN 01196A FCDB C6 FC9B BRA REGTF1 LOOP IF MORE 01199A FCDB 5A DECB COUNT DOWN 01199A FCDB 5A D	01173A FCAB	07 A		FCB	SPACE	FUNCTION
Oli 176	01174A FCAC 5A			DECB		
01177A FCB1 A7 E4 A REGNXC STA ,S SAVE DELIMITER IN OPTION 01178						
Oli78			2221112			
01179A FCB3 DC 9B A LDD NUMBER OBTAIN BINARY RESULT 01180A FCB5 6D 3F A TST -1,Y ? TWO BYTES WORTH 01181A FCB7 26 02 FCBB BNE REGTWO BRANCH YES 01182A FCB9 A6 82 A LDA ,-X SETUP FOR TWO 01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE 01184A FCBD A6 E4 A LDA ,S RECOVER DELIMITER 01185A FCBF 81 0D A CMPA #CR ? END OF CHANGES 01186A FCC1 26 D1 FC94 BNE REG4 NO, KEEP ON TRUCK'N 01187 * MOVE STACKED DATA TO NEW STACK IN CASE STACK 01188A FCBS 30 8D E28A REGGAN LEAX TSTACK,PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01195A FCDD 5A DECB COUNT DOWN 01195A FCDO 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCDB 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDB 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LDOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND ***********************************		E4 A		STA	•	
01180A FCB5 6D 3F A TST -1,Y ? TWO BYTES WORTH 01181A FCB7 26 02 FCBB BNE REGTWO BRANCH YES 01182A FCB9 A6 82 A LDA ,-X SETUP FOR TWO 01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE 01184A FCBD A6 E4 A LDA ,S RECOVER DELIMITER 01185A FCBF 81 0D A CMPA #CR ? END OF CHANGES 01186A FCC1 26 D1 FC94 BNE REG4 NO, KEEP ON TRUCK'N 01187 * MOVE STACKED DATA TO NEW STACK IN CASE STACK 01188 ** POINTER HAS CHANGED 01189A FCC3 30 8D E28A REGAGN LEAX TSTACK, PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB 01199A FCDA 5A DECB 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND		QD A		מת ז		•
Oli81A FCB7 26						
01182A FCB9 A6 82 A LDA ,-X SETUP FOR TWO 01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE 01184A FCBD A6 E4 A LDA ,S RECOVER DELIMITER 01185A FCBF 81 0D A CMPA #CR ? END OF CHANGES 01186A FCC1 26 D1 FC94 BNE REG4 NO, KEEP ON TRUCK'N 01187 * MOVE STACKED DATA TO NEW STACK IN CASE STACK 01188 * POINTER HAS CHANGED 01189A FCC3 30 8D E28A REGAGN LEAX TSTACK, PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDB 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF1 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND					•	
01183A FCBB ED 84 A REGTWO STD ,X STORE IN NEW VALUE 01184A FCBD A6 E4 A LDA ,S RECOVER DELIMITER 01185A FCBF 81						
01184A FCBD A6 E4 A CMPA #CR ? END OF CHANGES 01185A FCBF 81 0D A CMPA #CR ? END OF CHANGES 01186A FCC1 26 D1 FC94 BNE REG4 NO, KEEP ON TRUCK'N 01187 * MOVE STACKED DATA TO NEW STACK IN CASE STACK 01188 * POINTER HAS CHANGED 01189A FCC3 30 8D E28A REGAGN LEAX TSTACK, PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND	01183A FCBB ED	84 A	REGTWO	STD		STORE IN NEW VALUE
Ol186A FCC1 26	01184A FCBD A6	E4 A		LDA		RECOVER DELIMITER
* MOVE STACKED DATA TO NEW STACK IN CASE STACK		OD A		CMPA	#CR	
* POINTER HAS CHANGED		Dl FC94				
01189A FCC3 30 8D E28A REGAGN LEAX TSTACK, PCR LOAD TEMP AREA 01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND						NEW STACK IN CASE STACK
01190A FCC7 C6 15 A LDB #21 LOAD COUNT 01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCDD 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND		OD E203				CD IOAD MEND ADEA
01191A FCC9 35 02 A REGTF1 PULS A NEXT BYTE 01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND ***********************************						
01192A FCCB A7 80 A STA ,X+ STORE INTO TEMP 01193A FCCD 5A DECB COUNT DOWN 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ***********************************						
01193A FCCD 5A 01194A FCCE 26 F9 FCC9 BNE REGTF1 LOOP IF MORE 01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ***********************************						
01195A FCD0 10EE 88 EC A LDS -20,X LOAD NEW STACK POINTER 01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ************************************					,	
01196A FCD4 C6 15 A LDB #21 LOAD COUNT AGAIN 01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ************************************		F9 FCC9		BNE	REGTF1	
01197A FCD6 A6 82 A REGTF2 LDA ,-X NEXT TO STORE 01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ************************************		88 EC A		LDS	-20,X	LOAD NEW STACK POINTER
01198A FCD8 34 02 A PSHS A BACK ONTO NEW STACK 01199A FCDA 5A DECB COUNT DOWN 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ************************************					••	
01199A FCDA 5A 01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 01204 ************************************					•	
01200A FCDB 26 F9 FCD6 BNE REGTF2 LOOP IF MORE 01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203 ************************************		02 A			A	
01201A FCDD 20 BC FC9B BRA REGRTN GO RESTART COMMAND 01203		EG ECDE			DECTE?	
01203						
01204 * BLDNUM - BUILDS BINARY VALUE FROM INPUT HEX	012014 LCDD 20	DC FC70		DIVY	VEGYIN	SO ADDIANI COMMAND
· · · · · · · · · · · · · · · · · · ·	01203		****	*****	*****	*****
01205 * THE ACTIVE EXPRESSION HANDLER IS USED.			טעט	NUM - B	UILDS BIN	ARY VALUE FROM INPUT HEX
	01205		* THE	ACTIVE	EXPRESSI	ON HANDLER IS USED.

```
PAGE 023 ASSIST09.SA:0
                                    ASSIST09 - MC6809 MONITOR
01206
                              * INPUT: S=RETURN ADDRESS
01207
                               OUTPUT: A=DELIMITER WHICH TERMINATED VALUE
                                                              (IF DELM NOT ZERO)
01208
01209
                                         "NUMBER"=WORD BINARY RESULT
                                         Z=1 IF INPUT RECIEVED, Z=0 IF NO HEX RECIEVED
01210
01211
                                 REGISTERS ARE TRANSPARENT
01212
                              * EXECUTE SINGLE OR EXTENDED ROM EXPRESSION HANDLER
01214
01215
01216
                                THE FLAG "DELIM" IS USED AS FOLLOWS:
                                  DELIM=0 NO LEADING BLANKS, NO FORCED TERMINATOR DELIM=CHR ACCEPT LEADING 'CHR'S, FORCED TERMINATOR
01217
01218
01219A FCDF 4F
                              BLDNNB CLRA
                                                       NO DYNAMIC DELIMITER
                  8C
                                             SKIP2
                                                       SKIP NEXT INSTRUCTION
01220A FCE0
                                     FCB
                              * BUILD WITH LEADING BLANKS
01221
01222A FCE1 86
                   20
                            A BLDNUM LDA
                                             # 1
                                                       ALLOW LEADING BLANKS
01223A FCE3 97
                                     STA
                                             DELIM
                                                       STORE AS DELIMITER
                   8E
                           Α
01224A FCE5 6E
                   9D E303
                                     JMP
                                             [VECTAB+.EXPAN, PCR] TO EXP ANALYZER
                                THIS IS THE DEFAULT SINGLE ROM ANALYZER. WE ACCEPT:
01226
01227
                                   1) HEX INPUT
                              *
01228
                                   2)
                                      'M' FOR LAST MEMORY EXAMINE ADDRESS
01229
                                      'P' FOR PROGRAM COUNTER ADDRESS
                                   3)
                                   4) 'W' FOR WINDOW VALUE
01230
01231
                                   5) '@' FOR INDIRECT VALUE
01232A FCE9 34
                   14
                            A EXPl
                                     PSHS
                                             X,B
                                                       SAVE REGISTERS
                                                       CLEAR NUMBER, CHECK FIRST CHAR
IF HEX DIGIT CONTINUE BUILDING
01233A FCEB 8D
                   5C
                        FD49 EXPDLM BSR
                                             BLDHXI
01234A FCED 27
                   18
                        FD07
                                     BEQ
                                             EXP2
                                SKIP BLANKS IF DESIRED
01235
01236A FCEF 91
                   8E
                            Α
                                     CMPA
                                             DELIM
                                                       ? CORRECT DELIMITER
01237A FCF1 27
                                     BEO
                                             EXPDLM
                                                       YES, IGNORE I'T
                   F8
                        FCEB
01238
                              * TEST FOR M OR P
                                                       DEFAULT FOR 'M'
01239A FCF3 9E
                   9E
                                             ADDR
                            Α
                                     LDX
01240A FCF5 81
                   4 D
                                     CMPA
                                             # * M
                                                       ? MEMORY EXAMINE ADDR WANTED
                            Α
01241A FCF7 27
                        FD0F
                                             EXPTDL
                                                       BRANCH IF SO
                   16
                                     BEO
                                                       DEFAULT FOR 'P'
01242A FCF9 9E
                   93
                                     LDX
                                             PCNTER
                            Α
01243A FCFB 81
                   50
                            Α
                                     CMPA
                                             # P
                                                       ? LAST PROGRAM COUNTER WANTED
                                             EXPTDL
01244A FCFD 27
                   10
                        FD0F
                                                       BRANCH IF SO
                                     BEQ
01245A FCFF 9E
                   AΩ
                                     זיטצ
                                             WINDOW
                                                       DEFAULT TO WINDOW
                            Α
                                             # " W
                                                       ? WINDOW WANTED
01246A FD01 81
                   57
                            Α
                                     CMPA
                   0A
                                     BEQ
01247A FD03 27
                        FDOF
                                             EXPTDL
01248A FD05 35
                            A EXPRTN PULS
                                                       RETURN AND RESTORE REGISTERS
                   94
                                             PC,X,B
                              * GOT HEX, NOW CONTINUE BUILDING
01249
01250A FD07 8D
                   44
                        FD4D EXP2
                                     BSR
                                             BLDHEX
                                                       COMPUTE NEXT DIGIT
01251A FD09 27
                   FC
                        FD07
                                     BEO
                                             EXP2
                                                       CONTINUE IF MORE
01252A FD0B 20
                                             EXPCDL
                                                       SEARCH FOR +/-
                   OΑ
                        FD17
                                     BRA
                              * STORE VALUE AND CHECK IF NEED DELIMITER
01253
01254A FD0D AE
                   84
                                             ,Х
                                                       INDIRECTION DESIRED
                            A EXPTDI LOX
01255A FDOF 9F
                   9B
                            A EXPTDL STX
                                             NUMBER
                                                       STORE RESULT
01256A FD11 0D
                   8E
                                     TST
                                             DELIM
                                                       ? TO FORCE A DELIMITER
01257A FD13 27
                   F0
                        FD05
                                     BEO
                                             EXPRTN
                                                       RETURN IF NOT WITH VALUE
                                                       OBTAIN NEXT CHARACTER
                                             READ
01258A FD15 8D
                   62
                        FD79
                                     BSR
01259
                              * TEST FOR + OR -
                   9B
01260A FD17 9E
                            A EXPCDL LDX
                                             NUMBER
                                                       LOAD LAST VALUE
                   2B
01261A FD19 81
                            A
                                     CMPA
                                              # 4 +
                                                       ? ADD OPERATOR
01262A FD1B 26
                   0E
                         FD2B
                                             EXPCHM
                                                       BRANCH NOT
                                      BNE
01263A FD1D 8D
                   23
                        FD42
                                     BSR
                                             EXPTRM
                                                       COMPUTE NEXT TERM
```

```
PAGE 024 ASSIST09.SA:0
                                ASSIST09 - MC6809 MONITOR
01264A FD1F 34
                 02
                         Α
                                  PSHS
                                                  SAVE DELIMITER
                                         Α
01265A FD21 DC
                 9B
                                         NUMBER
                                                  LOAD NEW TERM
                         Α
                                  LDD
01266A FD23 30
                                                  ADD TO X
                 8B
                         A EXPADD LEAX
                                         D,X
01267A FD25 9F
                                         NUMBER
                                                  STORE AS NEW RESULT
                 9B
                                  STX
01268A FD27 35
                 02
                         Α
                                  PULS
                                                  RESTORE DELIMITER
01269A FD29 20
                      FD17
                                                  NOW TEST IT
                 EC
                                  BRA
                                         EXPCDL
01270A FD2B 81
                 2D
                         A EXPCHM CMPA
                                         #'-
                                                  ? SUBTRACT OPERATOR
01271A FD2D 27
                 07
                                                  BRANCH IF SO
                      FD36
                                  BEO
                                         EXPSUB
01272A FD2F 81
                                  CMPA
                                         # º @
                                                  ? INDIRECTION DESIRED
                 40
                        Α
                      FD0D
01273A FD31 27
                 DA
                                  BEQ
                                         EXPTDI
                                                  BRANCH IF SO
01274A FD33 5F
                                                  SET DELIMITER RETURN
                                  CLRB
01275A FD34 20
                 CF
                      FD05
                                  BRA
                                         EXPRTN
                                                  AND RETURN TO CALLER
01276A FD36 8D
                                                  OBTAIN NEXT TERM
                      FD42 EXPSUB BSR
                                         EXPTRM
                 0A
01277A FD38 34
                 02
                        Α
                                  PSHS
                                         Α
                                                  SAVE DELIMITER
01278A FD3A DC
                 9B
                         Α
                                         NUMBER
                                                  LOAD UP NEXT TERM
                                  LDD
01279A FD3C 40
                                  NEGA
                                                  NEGATE A
01280A FD3D 50
                                  NEGB
                                                  NEGATE B
01281A FD3E 82
                 00
                                  SBCA
                                         #0
                                                  CORRECT FOR A
01282A FD40 20
                      FD23
                                         EXPADD
                                                  GO ADD TO EXPRESION
                 El
                                  BRA
                           * COMPUTE NEXT EXPRESSION TERM
01283
                           * OUTPUT: X=OLD VALUE
01284
01285
                                      'NUMBER'=NEXT TERM
                 9D
01286A FD42 8D
                      FCEL EXPTRM BSR
                                         BLDNUM
                                                  OBTAIN NEXT VALUE
01287A FD44 27
                      FD78
                                 BEQ
                                         CNVRTS
                                                  RETURN IF VALID NUMBER
                 32
                 FC13 F95C BLDBAD LBRA
01288A FD46 16
                                         CMDBAD
                                                  ABORT COMMAND IF INVALID
                           ***************
01290
                           * BUILD BINARY VALUE USING INPUT CHARACTERS.
01291
                             INPUT: A=ASCII HEX VALUE OR DELIMITER
01292
01293
                                    SP+0=RETURN ADDRESS
                                    SP+2=16 BIT RESULT AREA
01294
                           * OUTPUT: Z=1 A=BINARY VALUE
01295
                                     Z=0 IF INVALID HEX CHARACTER (A UNCHANGED)
01296
                           * VOLATILE: D
01297
01298
01299A FD49 OF
                 9В
                         A BLDHXI CLR
                                         NUMBER CLEAR NUMBER
01300A FD4B OF
                                         NUMBER+1 CLEAR NUMBER
                 9C
                        Α
                                  CLR
                      FD79 BLDHEX BSR
01301A FD4D 8D
                 2A
                                         READ
                                                  GET INPUT CHARACTER
                      FD62 BLDHXC BSR
01302A FD4F 8D
                 11
                                         CNVHEX
                                                  CONVERT AND TEST CHARACTER
01303A FD51 26
                 25
                      FD78
                                  BNE
                                         CNVRTS
                                                  RETURN IF NOT A NUMBER
01304A FD53 C6
                 10
                         Α
                                  LDB
                                         #16
                                                   PREPARE SHIFT
01305A FD55 3D
                                                  BY FOUR PLACES
                                  MUL
01306A FD56 86
                 04
                                                  ROTATE BINARY INTO VALUE
                                  LDA
                         Α
01307A FD58 58
                           BLDSHF ASLB
                                                  OBTAIN NEXT BIT
                 9C
                                         NUMBER+1 INTO LOW BYTE
01308A FD59 09
                         Α
                                  ROL
01309A FD5B 09
                 9B
                                  ROL
                                         NUMBER
                                                  INTO HI BYTE
                         Α
01310A FD5D 4A
                                  DECA
                                                   COUNT DOWN
01311A FD5E 26
                 F8
                      FD58
                                          BLDSHF
                                                   BRANCH IF MORE TO DO
                                  BNE
01312A FD60 20
                      FD76
                                          CNVOK
                                                   SET GOOD RETURN CODE
                 14
                                  BRA
                           *********
01314
01315
                            * CONVERT ASCII CHARACTER TO BINARY BYTE
                            * INPUT: A=ASCII
01316
01317
                           * OUTPUT: Z=1 A=BINARY VALUE
01318
                                      Z=0 IF INVALID
                           * ALL REGISTERS TRANSPARENT
01319
```

```
PAGE 025 ASSIST09.SA:0
                                   ASSIST09 - MC6809 MONITOR
01320
                             * (A UNALTERED IF INVALID HEX)
01321
01322A FD62 81
                  30
                             CNVHEX CMPA
                                            # 0
                                                      ? LOWER THAN A ZERO
01323A FD64 25
                                                      BRANCH NOT VALUE
                        FD78
                                            CNVRTS
                  12
                                     BLO
01324A FD66 81
                  39
                           Α
                                     CMPA
                                            #'9
                                                      ? POSSIBLE A-F
                                                      BRANCH NO TO ACCEPT
01325A FD68 2F
                                            CNVGOT
                  0A
                        FD74
                                     BLE
01326A FD6A 81
                  41
                                            # ' A
                                                      ? LESS THEN TEN
                                     CMPA
                           Α
                                            CNVRTS
01327A FD6C 25
                  0A
                        FD78
                                                      RETURN IF MINUS (INVALID)
                                     BLO
                  46
                                            # ' F
                                                      ? NOT TOO LARGE
01328A FD6E 81
                                     CMPA
                                            CNVRTS
01329A FD70 22
                  06
                        FD78
                                     BHI
                                                      NO, RETURN TOO LARGE
01330A FD72 80
                  07
                                            #7
                                                      DOWN TO BINARY
                           Α
                                     SUBA
01331A FD74 84
                  0F
                           A CNVGOT ANDA
                                            #$0F
                                                      CLEAR HIGH HEX
01332A FD76 1A
                  04
                           A CNVOK ORCC
                                            #4
                                                      FORCE ZERO ON FOR VALID HEX
01333A FD78 39
                             CNVRTS RTS
                                                      RETURN TO CALLER
01335
                             * GET INPUT CHAR, ABORT COMMAND IF CONTROL-X (CANCEL)
01336A FD79 3F
                                     SWI
                                                      GET NEXT CHARACTER
                  00
                                            INCHNP
                                                      FUNCTION
01337A FD7A
                                     FCB
                           Α
01338A FD7B 81
                  18
                           Α
                                     CMPA
                                            #CAN
                                                      ? ABORT COMMAND
01339A FD7D 27
                  C7
                        FD46
                                     BEO
                                            BLDBAD
                                                      BRANCH TO ABORT IF SO
01340A FD7F 39
                                                      RETURN TO CALLER
                                     RTS
                             *G
01341
                             *************GO - START PROGRAM EXECUTION
01343
                   01
                                     BSR
01344A FD80 8D
                        FD83 CGO
                                            GOADDR
                                                      BUILD ADDRESS IF NEEDED
01345A FD82 3B
                                     RΓI
                                                      START EXECUTING
01347
                              * FIND OPTIONAL NEW PROGRAM COUNTER. ALSO ARM THE
01348
                             * BREAKPOINTS.
01349A FD83 35
01350A FD85 34
                   30
                           A GOADDR PULS
                                            Y,X
                                                      RECOVER RETURN ADDRESS
                   10
                                                      STORE RETURN BACK
                           Α
                                     PSHS
                                            X
01351A FD87 26
                   19
                        FDA2
                                     BNE
                                            GONDFT
                                                      IF NO CARRIAGE RETURN THEN NEW PC
                             * DEFAULT PROGRAM COUNTER, SO FALL THROUGH IF
01352
01353
                               IMMEDIATE BREAKPOINT.
01354A FD89 17
                   01B6 FF42
                                     LBSR
                                             CBKLDR
                                                      SEARCH BREAKPOINTS
01355A FD8C AE
01356A FD8E 5A
                                     LDX
                                                       LOAD PROGRAM COUNTER
                   6C
                                             12.S
                                                       COUNT DOWN
                             ARMBLP DECB
01357A FD8F 2B
                        FDA7
                                     BMT
                                             ARMBK2
                                                      DONE, NONE TO SINGLE TRACE
                   16
01358A FD91 A6
                                             -NUMBKP*2,Y PRE-FETCH OPCODE
                   30
                           Α
                                     LDA
01359A FD93 AC
                                     CMPX
                                             ,Y++
                                                      ? IS THIS A BREAKPOINT LOOP IF NOT
                           Α
                   Al
01360A FD95 26
                        FD8E
                                             ARMBLP
                   F7
                                     BNE
01361A FD97 81
                   3F
                                     CMPA
                                             #$3F
                                                       ? SWI BREAKPOINTED
                           Α
01362A FD99 26
                        FD9D
                                             ARMNSW
                                                       NO, SKIP SETTING OF PASS FLAG
                   02
                                     BNE
01363A FD9B 97
                                     STA
                                             SWIBFL
                                                       SHOW UPCOMMING SWI NOT BRKPNT
                   FB
                           Α
                                                       FLAG THRU A BREAKPOINT
01364A FD9D 0C
                   8F
                           A ARMNSW INC
                                             MISFLG
                                                       DO SINGLE TRACE W/O BREAKPOINTS
01365A FD9F 16
                   0106 FEA8
                                     LBRA
                                             CDOT
                              * OBTAIN NEW PROGRAM COUNTER
01366
01367A FDA2 17
                                                       OBTAIN NEW PROGRAM COUNTER
                   00BB FE60 GONDFT LBSR
                                             CDNUM
01368A FDA5 ED
                   6C
                                     STD
                                             12,S
                                                       STORE INTO STACK
                           Α
                   0198 FF42 ARMBK2 LBSR
                                                       OBTAIN TABLE
01369A FDA7 17
                                             CBKLDR
01370A FDAA 00
01371A FDAC 5A
                                             BKPTCT
                                                       COMPLEMENT TO SHOW ARMED
                                     NEG
                   FA
                           Α
                              ARMLOP
                                     DECB
                                                       ? DONE
                                             CNVRTS
                        FU78
01372A FDAD 2B
                   C9
                                     BMI
                                                       RETURN WHEN DONE
01373A FDAF A6
                                             [Y,]
                   B4
                           Α
                                     LDA
                                                       LOAD OPCODE
01374A FUBL A7
                   30
                           Α
                                             -NUMBKP*2,Y STORE INTO OPCODE TABLE
```

STA

PAGE 026 A	SSIST09.S	A:0	A	ASSIST09	- MC6809	MONITOR
01375A FDB3 01376A FDB5 01377A FDB7	A7 Bl	A A FDAC		LDA STA BRA	#\$3F [,Y++] ARMLOP	READY "SWI" OPCODE STORE AND MOVE UP TABLE AND CONTINUE
01379 01380A FDB9 01381A FDBB 01382A FDBD 01383A FDBF 01384A FDC0 01385A FDC1	35 7F AD F1 3F 0A	FD83 A A A FDBF	******* CCALL CGOBRK	BSR PULS JSR	GOADDR	L - CALL ADDRESS AS SUBROUTINE FETCH ADDRESS IF NEEDED ,D,CC RESTORE USERS REGISTERS CALL USER SUBROUTINE PERFORM BREAKPOINT FUNCTION LOOP UNTIL USER CHANGES PC
01387				*****	**MEMORY	- DISPLAY/CHANGE MEMORY
01388						DIRECT ENTRY POINTS FROM
01389	17 000-	BBCC				FOR QUICK COMMANDS
01390A FDC3 01391A FDC6		FE60		LBSR STD	CDNUM	OBTAIN ADDRESS STORE DEFAULT
01391A FDC8			CMEMN CMEM2	LDX	ADDR ADDR	LOAD POINTER
01393A FDCA		F9D9	CHEMZ	LBSR	ZOUT2H	SEND OUT HEX VALUE OF BYTE
01394A FDCD		A		LDA	#'-	LOAD DELIMITER
01395A FDCF		• •		SWI	•	SEND OUT
01396A FDD0	01	Α		FCB	OUTCH	FUNCTION
01397A FDD1	17 FFOB	FCDF	CMEM4	LBSR	BLDNNB	OBTAIN NEW BYTE VALUE
01398A FDD4	27 OA	FDE0		BEQ	CMENUM	BRANCH IF NUMBER
01399			* COMA	- SKIP		
01400A FDD6		Α		CMPA	#',	? COMMA
01401A FDD8		FDE8		BNE	CMNOTC	BRANCH NOT
01402A FDDA		A		STX	ADDR	UPDATE POINTER
01403A FDDC 01404A FDDE		A FDDl		LEAX BRA	1,X CMEM4	TO NEXT BYTE AND INPUT IT
01405A FDE0			CMENUM			LOAD LOW BYTE VALUE
01406A FDE2		FE2B	CHENON	BSR	MUPDAT	GO OVERLAY MEMORY BYTE
01407A FDE4		A		CMPA	#',	? CONTINUE WITH NO DISPLAY
01408A FDE6	27 E9	FDDl		BEQ	CMEM4	BRANCH YES
01409				ED STRIN		
01410A FDE8			CMNOTC		# 1 1	? QUOTED STRING
01411A FDEA		FDF8		BNE	CMNOTQ	BRANCH NO
01412A FDEC 01413A FDEE		FD79 A	CMESTR	BSR CMPA	READ	OBTAIN NEXT CHARACTER ? END OF QUOTED STRING
01413A FDEE		FDFE		BEQ	* CMSPCE	YES, QUIT STRING MODE
01414A FDF0 01415A FDF2		A		TFR	A,B	TO B FOR SUBROUTINE
01416A FDF4		FE2B		BSR	MUPDAT	GO UPDATE BYTE
01417A FDF6		FDEC		BRA	CMESTR	GET NEXT CHARACTER
01418			* BLAN	K - NEXT	r byte	
01419A FDF8		A	CMNOTQ		#\$20	? BLANK FOR NEXT BYTE
01420A FDFA		FE02		BNE	CMNOTB	BRANCH NOT
01421A FDFC		Α		STX	ADDR	UPDATE POINTER
01422A FDFE			CMSPCE		CDACE	GIVE SPACE
01423A FDFF 01424A FE00	20 06	FDC8		FCB BRA	SPACE CMEM2	FUNCTION NOW PROMPT FOR NEXT
01424A FE00 01425	20 C6	נחרפ			NEXT BYT	E WITH ADDRESS
01426A FE02	81 0A	Δ	CMNOTB		#LF	? LINE FEED FOR NEXT BYTE
01427A FE04		FEOE		BNE	CMNOTL	BRANCH NO
01428A FE06		A		LDA	#CR	GIVE CARRIAGE RETURN

PAGE 027 ASSIS	T09.SA:0	ASSISTO	9 - MC680	9 MONITOR
01429A FE08 3F		SWI		TO CONSOLE
01430A FE09	01 A	FCB	OUTCH	HANDLER
01431A FE0A 9F	9E A	STX	ADDR	STORE NEXT ADDRESS
01432A FEOC 20	OA FE18	BRA	CMPADP	BRANCH TO SHOW
01433				BYTE AND ADDRESS
01434A FE0E 81 01435A FE10 26	5E A OA FEIC	CMNOTL CMPA BNE	#'© CMNOTU	? UP ARROW FOR PREVIOUS BYTE BRANCH NOT
01435A FE10 20	le A	LEAX	-2,X	DOWN TO PREVIOUS BYTE
01437A FE14 9F	9E A	STX	ADDR	STORE NEW POINTER
01438A FE16 3F		CMPADS SWI		FORCE NEW LINE
01439A FE17	06 A	FCB	PCRLF	FUNCTION
01440A FE18 8D		CMPADP BSR	PRTADR	GO PRINT ITS VALUE
01441A FE1A 20	AC FDC8	BRA	CMEM2	THEN PROMPT FOR INPUT
01442	20 4	* SLASH - NEXT		
01443A FEIC 81 01444A FEIE 27		CMNOTU CMPA	#'/	? SLASH FOR CURRENT DISPLAY
01444A FEIE 27 01445A FE20 39	F6 FE16	BEQ RTS	CMPADS	YES, SEND ADDRESS RETURN FROM COMMAND
01445A FEZU 39		KIS		RETURN FROM COMMAND
01447		* PRINT CURRE	NT ADDRES	S
01448A FE21 9E	9E A	PRTADR LDX	ADDR	LOAD POINTER VALUE
01449A FE23 34	10 A	PSHS	X	SAVE X ON STACK
01450A FE25 30	E4 A	LEAX	,S	POINT TO IT FOR DISPLAY
01451A FE27 3F		SWI		DISPLAY POINTER IN HEX
01452A FE28	05 A	FCB	OUT4HS	FUNCTION
01453A FE29 35	90 A	PULS	PC,X	RECOVER POINTER AND RETURN
01455		* UPDATE BYTE		
01455 01456A FE2B 9E	9E A	MUPDAT LDX	ADDR	LOAD NEXT BYTE POINTER
01457A FE2D E7	80 A	STB	,X+	STORE AND INCREMENT X
01458A FE2F E1	lf A	CMPB	-1,X	? SUCCESFULL STORE
01459A FE31 26	03 FE36	BNE	MUPBAD	BRANCH FOR '?' IF NOT
01460A FE33 9F	9E A	STX	ADDR	STORE NEW POINTER VALUE
01461A FE35 39		RTS		BACK TO CALLER
01462A FE36 34	_	MUPBAD PSHS	A	SAVE A REGISTER
01463A FE38 86	3F A	LDA	#'?	SHOW INVALID
01464A FE3A 3F	01	SWI	OUMCU	SEND OUT
01465A FE3B 01466A FE3C 35	01 A 82 A	FCB	OUTCH PC,A	FUNCTION DEMUNDS TO CALLED
01400A FESC 35	82 A	PULS	PC,A	RETURN TO CALLER
01468	20 7760	******		
01469A FE3E 8D 01470A FE40 DD		CWINDO BSR	CDNUM	OBTAIN WINDOW VALUE STORE IT IN
	A0 A	STD	WINDOW	
01471A FE42 39		RTS		END COMMAND
03.450		*****		
01473	10 2000			PLAY - HIGH SPEED DISPLAY MEMORY
01474A FE43 8D		CDISP BSR	CDNUM	FETCH ADDRESS
01475A FE45 C4 01476A FE47 1F	FO A 02 A	ANDB TFR	#\$F0 D,Y	FORCE TO 16 BOUNDRY SAVE IN Y
01476A FE47 1F 01477A FE49 30	02 A 2F A	LEAX	15,Y	DEFAULT LENGTH
01477A FE49 30 01478A FE4B 25	04 FE51	BCS	CDISPS	BRANCH IF END OF INPUT
01470A FE4D 25	11 FE60	BSR	CDNUM	OBTAIN COUNT
01480A FE4F 30	AB A	LEAX	D,Y	ASSUME COUNT, COMPUTE END ADDR
01481A FE51 34	30 A	CDISPS PSHS	Y,X	SETUP PARAMETERS FOR HSDATA
01482A FE53 10A		CMPD	2,S	? WAS IT COUNT

PAGE 028 ASSIST09.SA:0	ASSIST09 -	MC6809 MONITOR
01483A FE56 23 02 FE5A 01484A FE58 ED E4 A 01485A FE5A AD 9D E184 01486A FE5E 35 E0 A	STD ,S CDCNT JSR [VI	CNT BRANCH YES STORE HIGH ADDRESS ECTAB+.HSDTA,PCR] CALL PRINT ROUTINE ,U,Y CLEAN STACK AND END COMMAND
01488 01489 01490 01491		- ABORT IF NONE S OF CR, BLANK, OR '/' ARE ACCEPTED E, C=1 IF CARRIAGE RETURN DELMITER, ELSE C=0
01492A FE60 17 FE7E FCE1 01493A FE63 26 09 FE6E 01494A FE65 81 2F A 01495A FE67 22 05 FE6E 01496A FE69 81 0E A 01497A FE6B DC 9B A	BNE CD CMPA #', BHI CD CMPA #C	DNUM OBTAIN NUMBER BADN BRANCH IF INVALID / ? VALID DELIMITER BADN BRANCH IF NOT FOR ERROR R+1 LEAVE COMPARE FOR CARRIAGE RET MBER LOAD NUMBER
01498A FE6D 39 01499A FE6E 16 FAEB F95C	RTS CDBADN LBRA CM	RETURN WITH COMPARE DBAD RETURN TO ERROR MECHANISM
01501	*****	*PUNCH - PUNCH MEMORY IN S1-S9 FORMAT
	CPUNCH BSR CD TFR D, BSR CD	NUM OBTAIN START ADDRESS Y SAVE IN Y NUM OBTAIN END ADDRESS
01506A FE79 34 26 A 01507A FE7B AD 9D E165 01508A FE7F AD 9D E163 01509A FE83 34 01 A	CCALBS JSR [V JSR [V	D STORE VALUES ON STACK ECTAB+.BSON,PCR] INITIALIZE HANDLER ECTAB+.BSDTA,PCR] PERFORM FUNCTION SAVE RETURN CODE
01510A FE85 AD 9D E15F 01511A FE89 35 01 A 01512A FE8B 26 E1 FE6E 01513A FE8D 35 B2 A	JSR (V PULS CC BNE CD	ECTAB+.BSOFF,PCR] TURN OFF HANDLER
01313A FE0D 33 B2 A	rous re	, I, A, A RETURN FROM COMMAND
01515	******	*LOAD - LOAD MEMORY FROM S1-S9 FORMAT
	CLOAD BSR CL	VOFS CALL SETUP AND PASS CODE LOAD FUNCTION CODE FOR PACKET
01520A FE94 33 D4 A 01521A FE96 27 03 FE9B 01522A FE98 8D C6 FE60	LEAU [, BEQ CL BSR CD	S++] LOAD CODE IN HIGH BYTE OF U U] NOT CHANGING CC AND RESTORE S VDFT BRANCH IF CARRIAGE RETURN NEXT NUM OBTAIN OFFSET
01523A FE9A 8C A 01524A FE9B 4F 01525A FE9C 5F 01526A FE9D 34 4E A	CLVDFT CLRA CLRB	IP2 SKIP DEFAULT OFFSET CREATE ZERO OFFSET AS DEFAULT
01526A FE9D 34 4E A 01527A FE9F 20 DA FE7B		DP,D SETUP CODE, NULL WORD, OFFSET ALBS ENTER CALL TO BS ROUTINES
01529	*****	**VERIFY - COMPARE MEMORY WITH FILES
	CVER BSR CL	VOFS COMPUTE OFFSET IF ANY

PAGE	029	ASSIS!	r09.SA	.:0	P	ASSISTO9	- MC6809	MONITOR
01533					*****	*****	*****TRAC	CE - TRACE INSTRUCTIONS
01534						*****		- SINGLE STEP TRACE
01535A	EE 3.4	0 D	BA	PP60	CTRACE		CDNUM	OBTAIN TRACE COUNT
			91		CIRACE		TRACEC	STORE COUNT
01536A				A	CDOM.	STD		
01537A			62		CDOT	LEAS	2,S	RID COMMAND RETURN FROM STACK
01538A			F8 0A		CTRCE3		[10,S]	LOAD OPCODE TO EXECUTE
01539A			99	Α		STU	LASTOP	STORE FOR TRACE INTERRUPT
01540A			F6	Α		LDU	-	PTM LOAD PTM ADDRESS
01541A			0701	A		LDD		CYCLES DOWN+CYCLES UP
01542A			42	Α		STD	PTMTM1-P7	rm, u start nmi timeout
01543A	FEB6	3B				RTI		RETURN FOR ONE INSTRUCTION
01545							NULLS -	SET NEW LINE AND CHAR PADDING
01546A	FEB7	8D	A7	FE60	CNULLS	BSR	CDNUM	OBTAIN NEW LINE PAD
01547A	FEB9	DD	F2	Α		STD	VECTAB+.	PAD RESET VALUES
01548A	FEBB	39				RTS		END COMMAND
01550								VEL - SET STACK TRACE LEVEL
01551A	FEBC	27	05		CSTLEV	-	STLDFT	TAKE DEFAULT
01552A	FEBE	8D	A0	FE60		BSR	CDNUM	OBTAIN NEW STACK LEVEL
01553A			F8	Α		STD	SLEVEL	STORE NEW ENTRY
01554A	FEC2	39				RTS		TO COMMAND HANDLER
01555A	FEC3	30	6E	Α	STLDFT	LEAX	14,S	COMPUTE NMI COMPARE
01556A			F8	Α		STX	SLÈVEL	AND STORE IT
01557A	FEC7	39				RTS		DND COMMAND
						KIS		END COMMAND
						RIS		END COMMAND
01559					*****	*****	*****OFFSI	ET - COMPUTE SHORT AND LONG
01559 01560					*****		*****OFFSI	
	FEC8		96	FE60	****** *******	*****	*****OFFSI ***** CDNUM	ET - COMPUTE SHORT AND LONG
01560		8D	96 01	FE60 A	****	******	****	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS
01560 01561A	FECA	8D			*******COFFS	****** ******* BSR TFR BSR	***** CDNUM D,X CDNUM	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS
01560 01561A 01562A	FECA	8D	01	A	*******COFFS	****** ******* BSR TFR BSR	***** CDNUM D,X CDNUM	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS
01560 01561A 01562A 01563A	FECA	8D 1F 8D	01	A	*******COFFS	****** ******* BSR TFR BSR	***** CDNUM D,X CDNUM	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS
01560 01561A 01562A 01563A 01564	FECA FECA	8D 1F 8D	01 92	A FE60	*******COFFS	**************************************	CDNUM D,X CDNUM CTION, X=1	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S)
01560 01561A 01562A 01563A 01564 01565A	FECA FECA FECA FECA	8D 1F 8D	01 92 01	A FE60	*******COFFS	********* BSR TFR BSR INSTRUC	CDNUM D,X CDNUM CTION, X=1 1,X Y,X	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH
01560 01561A 01562A 01563A 01564 01565A 01566A	FECA FECA FECA FEDO FEDO	8D 1F 8D 30 34	01 92 01 30	A FE60 A A	*******COFFS	******** BSR TFR BSR INSTRUCTE LEAX PSHS	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S
01560 01561A 01562A 01563A 01564 01565A 01566A	FECA FECA FECA FEDA FEDA	8D 1F 8D 30 34 A3	01 92 01 30 E4	A FE60 A A A	*******COFFS	******** BSR TFR BSR INSTRUC LEAX PSHS SUBD	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET
01560 01561A 01562A 01563A 01564 01565A 01566A 01567A 01568A 01569A	FECA FECA FECA FEDA FEDA FEDA	8D 1F 8D 30 34 4 A3 ED	01 92 01 30 E4 E4	A FE60 A A A	*******COFFS	******** BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY
01560 01561A 01562A 01563A 01564 01565A 01566A 01567A 01568A 01569A	FECA FECA FECA FEDA FEDA FEDA FEDA	8D 1F 8D 34 A3 ED 30	01 92 01 30 E4 E4	A FE60 A A A A	*******COFFS	******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE
01560 01561A 01562A 01563A 01565A 01566A 01567A 01568A 01569A 01570A	FECA FECA FECA FEDA FEDA FEDA FEDA FEDA	8D 1F 8D 30 34 4 A3 6 ED 30 1D	01 92 01 30 E4 E4 61	A FE60 A A A A A	*******COFFS	******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET
01560 01561A 01562A 01563A 01565A 01566A 01567A 01569A 01570A 01571A 01572A	FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA	8D 1F 8D 30 34 4 A3 ED 30 1D A1 26	01 92 01 30 E4 E4	A FE60 A A A A	*******COFFS	******** BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX SEX CMPA BNE	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT
01560 01561A 01562A 01563A 01565A 01566A 01567A 01569A 01570A 01571A 01572A 01573A	FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 30 34 4 A3 6 ED 6 30 6 1D 8 26 9 3F	01 92 01 30 E4 E4 61	A FEGO	******** COFFS * D=TO	******** BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET
01560 01561A 01562A 01563A 01565A 01566A 01567A 01568A 01570A 01571A 01572A 01573A	FECA FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 34 4 A3 4 ED 30 1 1D 4 A1 8 26 3 3F	01 92 01 30 E4 E4 61 E4 02	A A A A A A A FEDF	******** COFFS * D=TO	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION
01560 01561A 01562A 01563A 01565A 01566A 01566A 01568A 01570A 01571A 01572A 01573A 01574A	FECA FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 30 34 4 A3 6 ED 30 1 1D A1 8 26 3 3F	01 92 01 30 E4 E4 61 E4 02	A A A A A A A A A A A A A A A A A A A	******* COFFS * D=TO COFNO1	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX CMPA BNE SWI FCB LDU	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS ,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET
01560 01561A 01562A 01563A 01565A 01566A 01567A 01568A 01570A 01571A 01572A 01573A 01575A	FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 30 34 4 A3 6 ED 30 1D A1 8 26 3 3F	01 92 01 30 E4 E4 61 E4 02 04 E4 5F	A FEGO A A A A A A A A A A A A A A A A A A A	****** COFFS * D=TO	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX CMPA BNE SWI FCB LDU LEAU	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNOl OUT2HS ,S -1,U	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET
01560 01561A 01562A 01563A 01565A 01566A 01566A 01568A 01570A 01571A 01572A 01573A 01574A	FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 30 34 8 A3 8 ED 30 1D A1 1D	01 92 01 30 E4 E4 61 E4 02	A A A A A A A A A A A A A A A A A A A	****** COFFS * D=TO	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX CMPA BNE SWI FCB LDU	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS ,S	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET
01560 01561A 01562A 01563A 01565A 01566A 01567A 01570A 01577A 01577A 01575A 01577A	FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 34 4 A3 6 ED 30 1 1D 8 1D 8 1 26 9 3 F 1 EE 3 3 F 1 EE	01 92 01 30 E4 E4 61 E4 02 04 E4 5F	A FEGO A A A A A A A A A A A A A A A A A A A	****** COFFS * D=TO	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNOl OUT2HS ,S -1,U	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW
01560 01561A 01562A 01563A 01565A 01566A 01567A 01570A 01577A 01577A 01577A 01578A 01578A 01578A	FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 34 4 A3 6 A3 6 D 7 D 8 A1 8 A2 6 A3 7 EE 8 A3 8 ED 8 A3 8 A3 8 A3 8 A3 8 A3 8 A3 8 A3 8 A3	01 92 01 30 E4 E4 61 E4 02 04 E4 5F 84	A FE60 A A A A A FEDF A A A	****** COFFS * D=TO	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU SWI	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS ,S -1,U ,X	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION
01560 01561A 01562A 01563A 01565A 01566A 01567A 01570A 01577A 01577A 01575A 01577A	FECA FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEDA FED	8D 1F 8D 34 4 A3 6 ED 6 30 7 1D 8 A1 8 26 9 3F 8 3F 8 3F	01 92 01 30 E4 E4 61 E4 02 04 E4 5F 84	A FE60 A A A A A FEDF A A A	****** COFFS * D=TO	******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU SWI FCB SWI FCB SWI FCB	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET
01560 01561A 01562A 01563A 01565A 01566A 01567A 01577A 01577A 01577A 01577A 01577A 01577A 01577A 01577A	FECA FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEEA FEE	8D 1F 8D 34 34 34 36 30 31 30 31 30 31 31 32 33 43 34 35 36 37 37 37 37 37 37 37 37 37 37 37 37 37	01 92 01 30 E4 E4 61 E4 02 04 E4 5F 84 05	A FEOF A A A A	****** COFFS * D=TO	******* BSR TFR BSR INSTRUC LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU SWI FCB SWI FCB	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS PCRLF	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE
01560 01561A 01562A 01563A 01565A 01566A 01567A 01577A 01577A 01577A 01577A 01577A 01577A 01577A	FECA FECA FECA FECA FEDA FEDA FEDA FEDA FEDA FEDA FEEA FEE	8D 1F 8D 34 34 34 36 30 31 30 31 30 31 31 32 33 43 34 35 36 37 37 37 37 37 37 37 37 37 37 37 37 37	01 92 01 30 E4 E4 61 E4 02 04 E4 5F 84	A A A A A A A A A A A A A A A A A A A	****** COFFS * D=TO	******** BSR TFR BSR INSTRUCT LEAX PSHS SUBD STD LEAX SEX CMPA BNE SWI FCB LDU LEAU STU SWI FCB SWI FCB SWI FCB	CDNUM D,X CDNUM CTION, X=1 1,X Y,X ,S ,S 1,S COFNO1 OUT2HS ,S -1,U ,X OUT4HS	ET - COMPUTE SHORT AND LONG BRANCH OFFSETS OBTAIN INSTRUCTION ADDRESS USE AS FROM ADDRESS OBTAIN TO ADDRESS FROM INSTRUCTION OFFSET BYTE(S) ADJUST FOR *+2 SHORT BRANCH STORE WORK WORD AND VALUE ON S FIND OFFSET SAVE OVER STACK POINT FOR ONE BYTE DISPLAY SIGN EXTEND LOW BYTE ? VALID ONE BYTE OFFSET BRANCH IF NOT SHOW ONE BYTE OFFSET FUNCTION RELOAD OFFSET CONVERT TO LONG BRANCH OFFSET STORE BACK WHERE X POINTS NOW SHOW TWO BYTE OFFSET FUNCTION FORCE NEW LINE FUNCTION

PAGE 030 ASSIST09.SA:0

*********BREAKPOINT - DISPLAY/ENTER/DELETE/CLEAR 01585 ******** 01586 BREAKPOINTS 23 FF10 CBKPT BEO **CBKDSP** BRANCH DISPLAY OF JUST 'B' 01587A FEEB 27 01588A FEED 17 FDF1 FCE1 ATTEMPT VALUE ENTRY LBSR BLDNUM BRANCH TO ADD IF SO 01589A FEF0 27 2C FFlE BEQ **CBKADD** 01590A FEF2 81 2D **CMPA** #1_ ? CORRECT DELIMITER 01591A FEF4 26 3F FF35 BNE CBKERR NO, BRANCH FOR ERROR FDE8 FCE1 **BLDNUM** ATTEMPT DELETE VALUE 01592A FEF6 17 LBSR GOT ONE, GO DELETE IT 01593A FEF9 27 03 FEFE BEQ CBKDLE WAS 'B -', SO ZERO COUNT 01594A FEFB OF **BKPTCT** FA CLR 01595A FEFD 39 CBKRTS RTS END COMMAND * DELETE THE ENTRY 01596 01597A FEFE 8D 40 FF40 CBKDLE BSR CBKSET SETUP REGISTERS AND VALUE 01598A FF00 5A CBKDLP DECB ? ANY ENTRIES IN TABLE 01599A FF01 2B FF35 **CBKERR** BRANCH NO, ERROR 32 BMI ? IS THIS THE ENTRY 01600A FF03 AC Αl CMPX ,Y++ F9 CBKDLP NO, TRY NEXT 01601A FF05 26 BNE FF00 * FOUND, NOW MOVE OTHERS UP IN ITS PLACE 01602 LOAD NEXT ONE UP 01603A FF07 AE A CBKDLM LDX Αl ,Y++ 01604A FF09 AF 3C Α STX -4,Y MOVE DOWN BY ONE 01605A FF0B 5A **DECB** ? DONE NO, CONTINUE MOVE FF07 01606A FFOC 2A F9 BPL CBKDLM 01607A FF0E 0A DECREMENT BREAKPOINT COUNT FA Α DEC BKPTCT SETUP REGISTERS AND LOAD VALUE 01608A FF10 8D 2E FF40 CBKDSP BSR CBKSET 01609A FF12 27 E9 FEFD BEQ **CBKRTS** RETURN IF NONE TO DISPLY ,Y++ POINT TO NEXT ENTRY 01610A FF14 30 Αl A CBKDSL LEAX SWIT DISPLAY IN HEX 01611A FF16 3F 01612A FF17 05 **OUT4HS** FUNCTION FCB 01613A FF18 5A COUNT DOWN DECB 01614A FF19 26 **CBKDSL** LOOP IF MORE TO DO F9 FF14 BNE SKIP TO NEW LINE 01615A FF1B 3F SWI **PCRLF** FUNCTION FCB 01616A FF1C 06 01617A FF1D 39 RTS RETURN TO END COMMAND * ADD NEW ENTRY 01618 01619A FF1E 8D 20 FF40 CBKADD BSR CBKSET SETUP REGISTERS 01620A FF20 C1 80 **CMPB** #NUMBKP ? ALREADY FULL 01621A FF22 27 11 FF35 BEO CBKERR BRANCH ERROR IF SO ,X LOAD BYTE TO TRAP 01622A FF24 A6 84 Α LDA 01623A FF26 E7 TRY TO CHANGE 84 Α STB ,X ? CHANGABLE RAM 01624A FF28 E1 84 Α **CMPB** , X **CBKERR** BRANCH ERROR IF NOT 01625A FF2A 26 09 FF35 BNE , X RESTORE BYTE 84 STA 01626A FF2C A7 Α 01627A FF2E 5A CBKADL DECB COUNT DOWN 01628A FF2F 2B BRANCH IF DONE 'TO ADD IT 07 CBKADT FF38 BMI 01629A FF31 AC CMPX ,Y++ ? ENTRY ALREADY HERE Al CBKADL LOOP IF NOT 01630A FF33 26 F9 FF2E BNE 01631A FF35 16 FA24 F95C CBKERR LBRA **CMDBAD** RETURN TO ERROR PRODUCE ,Y 01632A FF38 AF **A4** A CBKADT STX ADD THIS ENTRY 01633A FF3A 6F CLR-NUMBKP*2+1,Y CLEAR OPTIONAL BYTE 31 Α BKPTCT ADD ONE TO COUNT 01634A FF3C 0C FA INC 01635A FF3E 20 D0 BRA **CBKDSP** AND NOW DISPLAY ALL OF 'EM * SETUP REGISTERS FOR SCAN 01636 01637A FF40 9E 9B A CBKSET LDX NUMBER LOAD VALUE DESIRED BKPTBL, PCR LOAD START OF TABLE 01638A FF42 31 8D E06C CBKLDR LEAY 01639A FF46 D6 FA Α LDB BKPTCT LOAD ENTRY COUNT 01640A FF48 39 RTS RETURN

ASSIST09 - MC6809 MONITOR

PAGE 031	ASSIST	09.SA	: 0	7	ASSIST	09 - MC6809	MONITOR
01642				*****	****	*****ENCODE	- ENCODE A POSTBYTE
01643A FF49	6F	E2	Δ	CENCDE		,-S	DEFAULT TO NOT INDIRECT
01644A FF4			••	CLITCLE	CLRB	, -	ZERO POSTBYTE VALUE
01645A FF40		8C 3F			LEAX	<conv1.pc< td=""><td>CR START TABLE SEARCH</td></conv1.pc<>	CR START TABLE SEARCH
01646A FF4E					SWI		OBTAIN FIRST CHARACTER
01647A FF50		00	Α		FCB	INCHNP	FUNCTION
01648A FF51		5B	Α		CMPA	# " [? INDIRECT HERE
01649A FF5	3 26	06	FF5B		BNE	CEN2	BRANCH IF NOT
01650A FF55	5 86	10	A		LDA	#\$10	SET INDIRECT BIT ON
01651A FF57	7 A7	E4	Α		STA	,S	SAVE FOR LATER
01652A FF59	9 3F			CENGET	SWI		OBTAIN NEXT CHARACTER
01653A FF5	Ą	00	Α		FCB	INCHNP	FUNCTION
01654A FF51	B 81	0 D	Α	CEN2	CMPA	#CR	? END OF ENTRY
01655A FF5	D 27	OC	FF6B		BEQ	CEND1	BRANCH YES
01656A FF5	F 6D	84	Α	CENLP1	TST	, X	? END OF TABLE
01657A FF6	1 2B	D2	FF35		BMI	CBKERR	BRANCH ERROR IF SO
01658A FF6	3 Al	81	Α		CMPA	,X++	? THIS THE CHARACTER
01659A FF6		F8 :	FF5F		BNE	CENLP1	BRANCH IF NOT
01660A FF6		1F	Α		ADDB	-1,X	ADD THIS VALUE
01661A FF69			FF59		BRA	CENGET	GET NEXT INPUT
01662A FF6		8C 49		CEND1	LEAX		CR POINT AT TABLE 2
01663A FF6		98	A		TFR	B,A	SAVE COPY IN A
01664A FF7		60	Α		ANDA	#\$60	ISOLATE REGISTER MASK
01665A FF7		E4	A		ORA	,s	ADD IN INDIRECTION BIT
01666A FF7		E4	A		STA	,S	SAVE BACK AS POSTBYTE SKELETON
01667A FF7		9F	A		ANDB	#\$9F	CLEAR REGISTER BITS
01668A FF7		84		CENLP2		,X	? END OF TABLE
01669A FF7			FF35		BEQ	CBKERR	BRANCH ERROR IF SO
01670A FF7		81	A		CMPB	,X++	? SAME VALUE
01671A FF7			FF78		BNE	CENLP2	LOOP IF NOT
01672A FF8		lF	A		LDB	-1,x	LOAD RESULT VALUE ADD TO BASE SKELETON
01673A FF8		E4	A		ORB	,S ,S	SAVE POSTBYTE ON STACK
01674A FF8 01675A FF8	_	E4 E4	A A		STB LEAX	,s ,S	POINT TO IT
01676A FF8		1 4	n		SWI	,5	SEND OUT AS HEX
01677A FF8		04	Α		FCB	OUT2HS	FUNCTION
01678A FF8		04	^		SWI	0012113	TO NEXT LINE
01679A FF8		06	Α		FCB	PCRLF	FUNCTION
01680A FF8		84	A		PULS	PC,B	END OF COMMAND
010004 110	C 33	٠.	••		. 020	10,5	END OF CO. HAMED
01682				* TABL	E ONE	DEFINES VA	LID INPUT IN SEQUENCE
01683A FF8	Е	41	Α	CONVl	FCB	'A,\$04,'	B,\$05,'D,\$06,'H,\$01
01684A FF9	_	48	Α		FCB	'H,\$01.'	н,\$01,'н,\$00,',,\$00
01685A FF9		2D	Α		FCB	'-,\$09,'	-,\$01,'S,\$70,'Y,\$30
01686A FFA		55	Α		FCB	'U,\$50.'	x,\$10,'+,\$07,'+,\$01
01687A FFA	Ē	50	A		FCB	'P,\$80,'	C,\$00,'R,\$00,'],\$00
01688A FFB	6	FF	Α		FCB	\$FF	END OF TABLE
01689				*CONV2	USES	ABOVE CONV	ERSION TO SET POSTBYTE
01690				*			BIT SKELETON.
01691A FFB	7	1084	Α	CONV2	FDB	\$1084,\$1	
01692A FFB	В	1288	Α		FDB		389 нн, R нннн, R
01693A FFB		1486	Α		FDB	\$1486,\$1	
01694A FFC		168B	Α		FDB	\$168B,\$1	
01695A FFC		1881	A		FDB	\$1881,\$1	
01696A FFC		1A83	Α		FDB		28C ,R HH, PCR
01697A FFC		838D	Α		FDB		39F HHHH, PCR [HHHH]
01698A FFD	3	00	A		FCB	0	END OF TABLE

PAGE 032 ASSIST09.SA:0

```
***********
01700
                                          DEFAULT INTERRUPT TRANSFERS
01701
                            *************
01702
                            RSRVD JMP
                                           [VECTAB+.RSVD,PCR] RESERVED VECTOR
01703A FFD4 6E
                9D DFEE
01704A FFD8 6E 9D DFEC
                                           [VECTAB+.SWI3, PCR] SWI3 VECTOR
                            SWI3
                                   JMP
                            SWI2 JMP [VECTAB+.SWI2,PCR] SWI2 VECTOR
FIRQ JMP [VECTAB+.FIRQ,PCR] FIRQ VECTOR
IRQ JMP [VECTAB+.IRQ,PCR] IRQ VECTOR
SWI JMP [VECTAB+.SWI,PCR] SWI VECTOR
NMI JMP [VECTAB+.NMI,PCR] NMI VECTOR
01705A FFDC 6E 9D DFEA
                                           [VECTAB+.SWI2,PCR] SWI2 VECTOR
                9D DFE8
01706A FFEO 6E
                                           [VECTAB+.FIRQ,PCR] FIRQ VECTOR
01707A FFE4 6E
01708A FFE8 6E
                 9D DFE6
                 9D DFE4
               9D DFE2
01709A FFEC 6E
                             ****************
01711
                                           ASSISTO9 HARDWARE VECTOR TABLE
01712
                              THIS TABLE IS USED IF THE ASSISTO9 ROM ADDRESSES
01713
                            * THE MC6809 HARDWARE VECTORS.
01714
                             ***************
01715
                                           ROMBEG+ROMSIZ-16 SETUP HARDWARE VECTORS
                                   ORG
01716A FFF0
01717A FFF0
                 FFD4
                                   FDB
                                           RSRVD RESERVED SLOT
                        Α
01718A FFF2
                                   FDB
                                           SWI3
                                                     SOFTWARE INTERRUPT 3
                FFD8
                        Α
                                   FDB
01719A FFF4
                FFDC
                         Α
                                           SWI2
                                                    SOFTWARE INTERRUPT 2
                        A
A
A
01720A FFF6
                 FFE0
                                   FDB
                                           FIRO
                                                     FAST INTERRUPT REQUEST
                 FFE4
01721A FFF8
                                   FDB
                                           IRQ
                                                     INTERRUPT REQUEST
                 FFE8
01722A FFFA
                                   FDB
                                           SWI
                                                     SOFTWARE INTERRUPT
                 FFEC A
01723A FFFC
                                   FDB
                                           NMI
                                                     NON-MASKABLE INTERRUPT
                                           RESET
                                                     RESTART
01724A FFFE
                 F837 A
                                   FDB
01726
                                  END
                  F837
                                         RESET
TOTAL ERRORS 00000--00000
TOTAL WARNINGS 00000--00000
   002E .ACIA 00095*00825 00837 00853
   0000 .AVTBL 00072*00594
   0024 .BSDTA 00090*01508
   0026 .BSOFF 00091*01510
   0022 .BSON 00089*01507
   0016 .CIDTA 00083*00725
   0018 .CIOFF 00084*
0014 .CION 00082*00348
   0002 .CMDL1 00073*00429
   002C .CMDL2 00094*00432
001C .CODTA 00086*00568
   001E .COUFF 00087*
001A .COON 00085*00349
    0032 .ECHO 00097*00625
    002A .EXPAN 00093*01224
    000A .FIRO 00077*01706
   0020 .HSDTA 00088*01485
000C .IRQ 00078*01707
0010 .NMI 00080*01709
               00096*00857 00860 00977 00981 00985 01025 01547
    0030 .PAD
    0028 .PAUSE 00092*00724
0034 .PIM 00098*00353 01540
```

ASSIST09 - MC6809 MONITOR

```
PAGE 033 ASSIST09.SA:0
                                     ASSIST09 - MC6809 MONITOR
   0012 .RESET 00081*
                00074*01703
   0004 .RSVD
                 00079*01708
   000E .SWI
                00076*01705
   0008 .SWI2
                00075*01704
   0006 .SWI3
   E008 ACIA
                 00024*00256
                 00133*01239 01391 01392 01402 01421 01431 01437 01448 01456 01460
   DF9E ADDR
   FDA7 ARMBK2 00773 01357 01369*
   FD8E ARMBLP 01356*01360
   FDAC ARMLOP 01371*01377
   FD9D ARMNSW 01362 01364*
   DF9D BASEPG 00135*00186 00784
                 00036*00782
   0007 BELL
   DFB2 BKPTBL 00127*01638
   DFFA BKPTCT 00121*00386 01370 01594 01607 01634 01639
   DFA2 BKPTOP 00129*
   F815 BLD2
                 00192*00196
                 00198*00201
   F821 BLD3
   FD46 BLDBAD 01288*01339
   FD4D BLDHEX 01250 01301*
   FD4F BLDHXC 00421 01302*
FD49 BLDHXI 01233 01299*
   FCDF BLDNNB 01164 01219*01397
   FCE1 BLDNUM 01222*01286 01492 01588 01592
   F835 BLDRTN 00205 00207*
   FD58 BLDSHF 01307*01311
   F800 BLDVTR 00183*00218
   000A BRKPT 00066*01384
   FB6A BSDCMP 00942 00944*
   FB70 BSDEOL 00940 00948*
FB40 BSDLD1 00919*00922 00949
   FB42 BSDLD2 00921*00928
   FB60 BSDNXT 00939*00945
   FB92 BSDPUN 00913 00977*
   FB6E BSDSRT 00926 00946*00950
                00250 00911*
   FB38 BSDTA
   FB27 BSOFF
                 00251 00891*
   FB33 BSOFLP 00899*00900
   FB1B BSON 00249 00880*
FB22 BSON2 00882 00884*
FBEF BSPEOF 01021 01033*
   FBA3 BSPGO 00987*01020
   FBC6 BSPMRE 01009*01011
   FBAF BSPOK 00990 00992*
   FBEC BSPSTR 00997 01032*
FBE7 BSPUN2 01003 01005 01006 01009 01029*
   FBE9 BSPUNC 01017 01030*
   FB75 BYTE
                 00930 00933 00935 00939 00953*
   FB89 BYTHEX 00953 00956 00965*
   FB88 BYTRTS 00963*00968
                 00040*00711 00718 01338
   0018 CAN 00040*00711 FF1E CBKADD 01589 01619*
   FF2E CBKADL 01627*01630
   FF38 CBKADT 01628 01632*
FEFE CBKDLE 01593 01597*
   FF07 CBKDLM 01603*01606
   FF00 CBKDLP 01598*01601
   FF14 CBKDSL 01610*01614
```

```
PAGE 034 ASSIST09.SA:0
                                     ASSIST09 - MC6809 MONITOR
   FF10 CBKDSP 01587 01608*01635
   FF35 CBKERR 01591 01599 01621 01625 01631*01657 01669
   FF42 CBKLDR 00303 00383 01354 01369 01638*
FEEB CBKPT 00503 01587*
   FEFD CBKRTS 01595*01609
   FF40 CBKSET 01597 01608 01619 01637*
   FE7B CCALBS 01507*01527
   FDB9 CCALL 00506 01380*
   FE6E CDBADN 01493 01495 01499*01512
   FE5A CDCNT
                01483 01485*
                00509 01474*
   FE43 CDISP
   FE51 CDISPS 01478 01481*
                01367 01390 01469 01474 01479 01492*01502 01504 01522 01535 01546
   FE60 CDNUM
                01552 01561 01563
                00408 01365 01537*
01649 01654*
   FEA8 CDOT
   FF5B CEN2
   FF49 CENCDE 00512 01643*
   FF6B CEND1 01655 01662*
   FF59 CENGET 01652*01661
   FF5F CENLP1 01656*01659
   FF78 CENLP2 01668*01671
FD80 CGO 00515 01344
                 00515 01344*
   FDBF CGOBRK 01383*01385
   FA58 CHKABT 00701 00709*00764
   FA61 CHKRTN 00710 00714*
   FA60 CHKSEC 00713*00719
                 00712 00715*00717
   FA62 CHKWT
   FADC CIDTA
                 00243 00825*
   FAFO CIOFF
                 00244 00844*
   FAE6 CION
                 00242 00835*
                00828 00830*
   FAE5 CIRTN
   FE8F CLOAD
                 00518 01516*
   FE9B CLVDFT 01521 01524*
   FE92 CLVOFS 01516 01519*01530
   F8F7 CMD
                 00354 00380*00439
                 00415*00425
   F935 CMD2
   F948 CMD3
                 00422 00424*
   F95C CMDBAD 00435*00464 01288 01499 01631
   F977 CMDCMP 00450*00455
   F901 CMDDDL 00387*00391
   F96C CMDFLS 00444*00453
   F94D CMDGOT 00416 00427*
F990 CMDMEM 00420 00463*
   F8F9 CMDNEP 00383*00800
   F90A CMDNOL 00384 00388 00392*00462
F953 CMDSCH 00430*00434 00445
   F96F CMDSIZ 00443 00446*
   F967 CMDSME 00431 00441*
   F99B CMDTB2 00254 00496*
   F99C CMDTBL 00233 00500*
   F987 CMDXQT 00410 00413 00459*00467 FDC3 CMEM 00521 01390*
   FDC8 CMEM2
                 01392*01424 01441
    FDD1 CMEM4
                 01397*01404 01408
    FDC6 CMEMN
                 00465 01391*
   FDE0 CMENUM 01398 01405*
FDEC CMESTR 01412*01417
   FE02 CMNOTB 01420 01426*
```

```
PAGE 035 ASSIST09.SA:0
                                   ASSISTO9 - MC6809 MONITOR
   FDE8 CMNOTC 01401 01410*
   FEOE CMNOTL 01427 01434*
   FDF8 CMNOTQ 01411 01419*
   FEIC CMNOTU 01435 01443*
   FE18 CMPADP 00411 00465 01432 01440*
   FE16 CMPADS 01438*01444
   FDFE CMSPCE 01414 01422*
   FEB7 CNULLS 00524 01546*
   FD74 CNVGOT 01325 01331*
FD62 CNVHEX 00967 01302 01322*
   FD76 CNVOK 01312 01332*
   FD78 CNVRTS 01287 01303 01323 01327 01329 01333*01372
   FAF1 CODTA 00246 00852*
   FB0F CODTAD 00869*00872
   FB12 CODTAO 00854 00864 00870*
FB07 CODTLP 00864*00866
   FB03 CODTPD 00859 00861*
   FB0D CODTRT 00856 00867*
                00527 01561*
   FEC8 COFFS
   FEDF COFNO1 01572 01575*
                01645 01683*
   FF8E CONV1
   FFB7 CONV2
               01662 01691*
   FAFO COOFF
                00247 00845*
   FAE6 COON
                00245 00836*
   FE71 CPUNCH 00530 01502*
   000D CR
                00038*00427 00621 00667 00858 01034 01166 01185 01428 01496 01654
   FC4A CREG
                00533 01102*
   FEBC CSTLEV 00536 01551*
   FEA4 CTRACE 00539 01535*
   FEAA CTRCE3 00766 01538*
FEA1 CVER 00542 01530*
   FE3E CWINDO 00545 01469*
   DF8E DELIM 00153*00751 00757 01223 01236 01256
   0000 DFTCHP 00026*00257
   0005 DFTNLP 00027*00257
   0010 DLE
                00039*00855
   0004 EOT
                00035*00343 00652 00684 00738 00782 01032 01034
   FABD ERRMSG 00436 00782*00789
   FACE ERROR 00314 00789*
FCE9 EXP1 00253 01232*
   FD07 EXP2
                01234 01250*01251
   FD23 EXPADD 01266*01282
   FD17 EXPCDL 01252 01260*01269
   FD2B EXPCHM 01262 01270*
   FCEB EXPDLM 01233*01237
   FD05 EXPRTN 01248*01257 01275
   FD36 EXPSUB 01271 01276*
   FD0D EXPTDI 01254*01273
   FDOF EXPTDL 01241 01244 01247 01255*
   FD42 EXPTRM 01263 01276 01286*
                01706*01720
   FFE0 FIRQ
   FABC FIROR 00237 00816*
   FD83 GOADDR 01344 01349*01380
   FDA2 GONDFT 01351 01367* 0034 HIVTR 00100*00592
   FC00 HSBLNK 01046*01049
   FC47 HSDRTN 01062 01086 01092*
   FBFC HSDTA 00248 01043*01091
```

```
PAGE 036 ASSISTO9.SA:0
                                   ASSISTO9 - MC6809 MONITUR
   FC28 HSHCHR 01076*01084
   FC35 HSHCOK 01079 01081*
   FC33 HSHDOT 01077 01080*
   FC14 HSHLNE 01060*01090
   FC20 HSHNXT 01068*01071
   FC06 HSHTTL 01051*01059
   0000 INCHNP 00056*00920 00924 00966 01337 01647 01653
   F844 INITVT 00188 00233*
   F87D INTVE
                00197 00264*
                00197 00256*
   F870 INTVS
                01707*01721
   FFE4 IRQ
                00238 00808*
   FAD8 IRQR
   DF99 LASTOP 00139*00752 01539
                00297 00740 00784*00809
   FAC1 LDDP
   000A LF
                00037*00623 00638 00669 01034 01426
   DF8F MISFLG 00151*00402 00619 00741 00772 00886 00897 01364
   0008 MONITR 00064*00222
   FA79 MSHOWP 00738*00748
   FE36 MUPBAD 01459 01462*
   FE2B MUPDAT 01406 01416 01456*
   FFEC NMI
                01709*01723
   FAB7 NMICON 00742 00772*
                00240 00740*
   FA7D NMIR
   FABO NMI'TRC 00744 00747 00766*
   DF9B NUMBER 00137*00401 00466 01179 01255 01260 01265 01267 01278 01299 01300
                01308 01309 01405 01497 01637
   0008 NUMBKP 00029*00126 00128 00389 01358 01374 01620 01633
   000B NUMFUN 00068*00313
   001B NUMVTR 00099*00124 00190
   0004 OUT2HS 00060*01069 01156 01574 01677
   0005 OUT4HS 00061*00754 01065 01153 01452 01579 01612
   0001 OUTCH
                00057*00396 00885 00893 00896 00983 01082 01142 01146 01396 01430
                01465
   000B PAUSE 00067*
   DFFC PAUSER 00117*00252
   DF93 PCNTER 00145*00393 01242 0006 PCRLF 00062*00381 01044 01061 01093 01161 01439 01581 01616 01679
                00059*00352 00791 00999 01023
   0003 PDATA
   0002 PDATA1 00058*00438 00750
   003E PROMPT 00028*00394
   FE21 PRTADR 01440 01448*
   DF95 PSTACK 00143*00398 00435
                00025*00042 00043 00044 00045 00046 00047 00259 00355 00356 00358
   E000 PTM
                00359 00361 01542
   E000 PTMC13 00043*00359
E001 PTMC2 00044*00358 00361
   E001 PTMSTA 00042*
   E002 PTMTM1 00045*00355 00356 01542
   E004 PTMTM2 00046*
   E006 PTMTM3 00047*
   E700 RAMOFS 00021*00111
FD79 READ 00407 00424 01258 01301 01336*01412
   FC94 REG4
                01157*01176 01186
   FCC3 REGAGN 01167 01189*
FC70 REGCH3 01104 01135*
   FC9D REGCNG 01149 01164*
   FC50 REGMSK 01123*01137
   FCB1 REGNXC 01165 01177*
```

```
PAGE 037 ASSIST09.SA:0
                                       ASSIST09 - MC6809 MONITOR
   FC78 REGP1
                 01138*01143 01159
   FC81 REGP2
                 01140 01144*
                 01151 01155*
   FC92 REGP3
   FAB3 REGPRS 00755 00768*00799
   FC6F REGPRT 00768 01102 01134*
   FC9B REGRTN 01162*01201
   FCAA REGSKP 01172*01175
   FCC9 REGTF1 01191*01194
   FCD6 REGTF2 01197*01200
   FCBB REGTWO 01181 01183*
   F837 RESET 00217*00241 01724 01726
   F83D RESET2 00219*00223
F000 ROM2OF 00023*00202
   DF66 ROM2WK 00155*
   F800 ROMBEG 00020*00023 00111 00167 01716
   0800 ROMSIZ 00022*00023 01716
   FFD4 RSRVD 01703*01717
   FAD8 RSRVDR 00234 00809*
   DF97 RSTACK 00141*00345 00788
   FABC RTI
                  00774*00816
                  00787 00841*00844 00845 00568*00624 00640 00668 00682
   FAFO RTS
F9EC SEND
   F8C9 SIGNON 00342*00350
   008C SKIP2 00049*00863 01154 01220 01523
   DFF8 SLEVEL 00123*00746 01553 01556
                 00063*01047 01054 01056 01073 01173 01423
   0007 SPACE
   DF51 STACK 00158*00217
FEC3 STLDFT 01551 01555*
   FFE8 SWI
                  01708*01722
   FFDC SWI2
                  01705*01719
    FAD8 SWI2R
                  00236 00806*
                  01704*01718
   FFD8 SWI3
   FAD8 SWI3R
                  00235 00807*
    DFFB SWIBFL 00119*00301 00311 01363
    DF90 SWICNT 00149*00296 00641 00743
   F8B5 SWIDNE 00302 00306 00311*
F8A8 SWILP 00305*00308
    F8A8 SWILP
                  00239 00296*
    F895 SWIR
    F87D SWIVTB 00283*00283 00284 00285 00286 00287 00288 00289 00290 00291 00292
                  00293 00294 00317
    DF91 TRACEC 00147*00403 00759 00762 01536
    DF51 TSTACK 00157*01189
    0009 VCTRSW 00065*
    DFC2 VECTAB 00125*00183 00348 00349 00353 00429 00432 00568 00594 00625 00724
                  00725 00825 00837 00853 00857 00860 00977 00981 00985 01025 01224 01485 01507 01508 01510 01540 01547 01703 01704 01705 01706 01707
                  01708 01709
    DFA0 WINDOW 00131*01245 01470
    DF00 WORKPG 00111*00112 00113
    FA72 XQCIDT 00612 00709 00716 00725*
FA6E XQPAUS 00611 00700 00715 00724*00869
FAD5 ZBKCMD 00756 00758 00760 00763 00765 00800*
    FAD3 ZBKPNT 00293 00310 00799*00810
                 00622 00625*
00283 00612*00615 00617
    FA2A ZIN2
    FAll ZINCH
    FAOF ZINCHP 00611*00613
    F8E6 ZMONT2 00347 00353*
F8D2 ZMONTR 00291 00345*
```

```
PAGE 038 ASSISTO9.SA:0 ASSISTO9 - MC6809 MONITOR

F9F2 ZOT2HS 00287 00571*
F9F0 ZOT4HS 00288 00570*
FA2E ZOTCH1 00284 00636*
FA37 ZOTCH2 00582 00640*
FA39 ZOTCH3 00593 00598 00600 00620 00626 00641*00704
F9D9 ZOUT2H 00557*00570 00571 01030 01393
F9E6 ZOUTHX 00561 00564*01052
FA4E ZPAUSE 00294 00700*
FA3D ZPCRLF 00289 00654*
FA3C ZPCRLS 00637 00652*00654
FA4O ZPDATA 00286 00667*
FA48 ZPDTA1 00285 00683*
FA46 ZPDTLP 00639 00682*00685
F9F6 ZSPACE 00290 00581*
F9FA ZVSWTH 00292 00591*
```

APPENDIX C MACHINE CODE TO INSTRUCTION CROSS REFERENCE

C.1 INTRODUCTION

This appendix contains a cross reference between the machine code, represented in hexadecimal and the instruction and addressing mode that it represents. The number of MPU cycles and the number of program bytes is also given. Refer to Table C-1.

Table C-1. Machine Code to Instruction Cross Reference


OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#	OP	Mnem	Mode	~	#
00	NEG	Direct	6	2	30	LEAX	Indexed	4+	2+	60	NEG	Indexed	6+	2+
01	•	•			31	LEAY	•	4+	2+	61	•	A		
02	•	i			32	LEAS	Ţ	4+	2+	62	•	1		
03	COM	- 1	6	2	33	LEAU	Indexed	4+	2+	63	COM	l	6+	2+
04	LSR		6	2	34	PSHS	Immed	5+	2	64	LSR	1	6+	2+
05	•	1			35	PULS	A	5+	2	65	•	1		
06	ROR	ì	6	. 2	36	PSHU	Ŧ	5+	2	66	ROR		6+	2+
07	ASR		6	2	37	PULU	Immed	5+	2	67	ASR		6+	2+
08	ASL, LSL		6	2	38	•	Inherent			68	ASL, LSL	- 1	6+	2+
09	ROL		6	2	39	RTS	A	5	1	69	ROL		6+	2+
0A	DEC	1	6	2	3A	ABX	T	3	1	6A	DEC	- 1	6+	2+
0B	•	1	•	-	3B	RTI		6/15	1	6B	•	1		
OC	INC	1	6	2	3C	CWAI		20	2	6C	INC	1	6+	2+
0D	TST		6	2	3D	MUL		11	1	6D	TST	i	6+	2+
0E	JMP	7	3	2	3E	•	. ↓		•	6E	JMP	. ↓	3+	2+
0F	CLR	Direct	6	2	3F	SWI	Inherent	19	1	6F	CLR	Indexed	6+	2+
O.	OL!!	Direct	Ū	-	٠.	• • • • • • • • • • • • • • • • • • • •			•	•			•	
10	Page 2	_	_		40	NEGA	Inherent	2	1	70	NEG	Extended	7	3
11	Page 3	_	_	_	41	•	A	_	·	71	•		•	•
12	NOP	Inherent	2	1	42	•	T			72	•	T		
13	SYNC	Inherent		i	43	COMA		2	1	73	СОМ	1	7	3
14	•	minerent	4	•	44	LSRA		2	1	74	LSR		7	3
15	•				45	•		-	•	75	•		'	Ū
16	LBRA	Relative	5	3	46	RORA	1	2	1	76	ROR	ı	7	3
17	LBSR	Relative		3	47	ASRA		2	1	77	ASR		7	3
18	+	neiative	3	3	48	ASLA, LSLA	1	2	1	78	ASL, LSL	1	7	3
19	DAA	Inherent	2	1	49	ROLA		2	1	79	ROL		7	3
1A	ORCC	Immed	3	2	4A	DECA		2	1	7 5 7A	DEC		7	3
1B	•	IIIIIIeu	3	2	4B	•	i	2	•	7B	•	1	′	3
1C	ANDCC	Immed	3	2	4C	INCA		2	1	7C	INC	l	7	3
1D	SEX	Inherent		1	4D	TSTA		2	i	7D	TST	j	7	3
1E	EXG	Immed	8	2	4E	•	1	2	•	7E	JMP	1	4	3
1F	TFR		6	2	4F	CLRA	Inherent	2	1	7F	CLR	Extended	-	3
ır	irn	Immed	0	2	46	CLNA	mnerent	2	,	71	CLN	LATERIOEG	′	3
20	BRA	Relative	3	2	50	NEGB	Inherent	2	1	80	SUBA	Immed	2	2
21	BRN	A	3	2	51	•	A			81	CMPA	A	2	2
22	ВНІ	T	3	2	52	•	-			82	SBCA	į į	2	2
23	BLS		3	2	53	COMB	ŀ	2	1	83	SUBD	1	4	3
24	BHS, BCC	Ì	3	2	54	LSRB		2	1	84	ANDA	1	2	2
25	BLO, BCS		3	2	55	•	-			85	BITA		2	2
26	BNE		3	2	56	RORB	j	2	1	86	LDA	1	2	2
27	BEQ	1	3	2	57	ASRB		2	1	87	•	ĺ		
28	BVC]	3	2	58	ASLB, LSLB		2	1	88	EORA		2	2
29	BVS	1	3	2	59	ROLB		2	1	89	ADCA	ļ	2	2
2A	BPL	1	3	2	5A	DECB	į	2	1	8A	ORA		2	2
2B	BMI		3	2	5B	•		-	-	8B	ADDA	1	2	2
2C	BGE		3	2	5C	INCB		2	1	8C	CMPX	Immed	4	3
2D	BLT		3	2	5D	TSTB		2	i	8D	BSR	Relative	7	2
2E	BGT		3	2	5E	*		-	•	8E	LDX	Immed	3	3
2F	BLE	Relative		2	5F	CLRB	Inherent	2	1	8F	•	minied	J	J
4 1	ULL	neidlive	5	_	J1	JEIID	ici ci il	-		٥,				

LEGEND:

[~]Number of MPU cycles (less possible push pull or indexed-mode cycles)

[#] Number of program bytes
• Denotes unused opcode

Table C-1. Machine Code to Instruction Cross Reference (Continued)



APPENDIX D PROGRAMMING AID

D.1 INTRODUCTION

This appendix contains a compilation of data that will assist you in programming the M6809 processor. Refer to Table D-1.

Table D-1. Programming Aid

Branch Instructions

			ldress Mode							
			elativ			5	3	2	1	0
Instruction	Forms	OP	-	#	Description	Н	N	Z	٧	С
BCC	BCC LBCC	24 10 24	3 · 5(6)	2	Branch C=0 Long Branch C=0	•	•	• •	•	•
BCS	BCS LBCS	25 10 25	3 5(6)	4	Branch C=1 Long Branch C=1	•	•	• •	• •	•
BEQ	BEQ LBEQ	27 10 27	3 5(6)	4	Branch Z=0 Long Branch Z=0	•	•	• •	• •	•
BGE	BGE LBGE	2C 10 2C	3 5(6)	2	Branch≥Zero Long Branch≥Zero	•	•	•	•	•
BGT	BGT LBGT	2E 10 2E	3 5(6)	2 4	Branch > Zero Long Branch > Zero	•	•	•	•	•
ВНІ	BHI LBHI	22 10 22	3 5(6)	2 4	Branct, Higher Long Branch Higher	•	:	•	• •	•
BHS	BHS LBHS	24 10 24	3 5(6)	4	Branch Higher or Same Long Branch Higher or Same	•	•	•	•	•
BLE	BLE LBLE	2F 10 2F	3 5(6)	4	Branch≤Zero Long Branch≤Zero	:	•	•	• •	•
BLO	BLO LBLO	25 10 25	3 5(6)	2 4	Branch lower Long Branch Lower	•	•	•	•	• •

		Addressing Mode Relative					3	2	1	0
Instruction	Forms	OP	~	#	Description	Н	N	Z	>	С
BLS	BLS	23 10	3 5(6)	2	Branch Lower or Same Long Branch Lower	•	•	•	•	•
		23			or Same					
BLT	BLT LBLT	2D 10 2D	3 5(6)	2	Branch < Zero Long Branch < Zero	•	•	•	•	•
ВМІ	BMI LBMI	2B 10 2B	3 5(6)	2 4	Branch Minus Long Branch Minus	•	•	•	•	•
BNE .	BNE LBNE	26 10 26	3 5(6)	2 4	Branch Z≠0 Long Branch Z≠0	•	•	•	•	•
BPL	BPL LBPL	2A 10 2A	ર 5(6)	4	Branch Plus Long Branch Plus	•	•	•	•	•
BRA	BRA LBRA	20 16	3 5	2	Branch Always Long Branch Always	•	•	•	:	•
BRN	BRN LBRN	21 10 21	3 5	2 4	Branch Never Long Branch Never	•	•	•	•	•
BSR	BSR LBSR	8D 17	7 9	3	Branch to Subroutine Long Branch to Subroutine	•	•	•	•	•
BVC	BVC LBVC	28 10 28	3 5(6)	2 4	Branch V=0 Long Branch V=0	•	•	•	•	•
BVS	BVS LBVS	29 10 29	3 5(6)	2 4	Branch V = 1 Long Branch V = 1	:	•	:	•	:

Table D-1. Programming Aid (Continued)

SIMPLE BRANCHES

	OP	~_	#
BRA	20	3	2
LBRA	16	5	3
BRN	21	3	2
LBRN	1021	5	4
BSR	8D	7	2
LBSR	17	9	3

SIMPLE CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
N = 1	BMI	2B	BPL	2A
Z=1	BEQ	27	BNE	26
V = 1	BVS	29	BVC	28
C = 1	BCS	25	BCC	24

SIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	BGT	2E	BLE	2F
r≥m	BGE	2C	BLT	2D
r = m	BEQ	27	BNE	26
r≤m	BLE	2F	BGT	2E
r <m< td=""><td>BLT</td><td>2D</td><td>BGE</td><td>2C</td></m<>	BLT	2D	BGE	2C

UNSIGNED CONDITIONAL BRANCHES (Notes 1-4)

Test	True	OP	False	OP
r>m	ВНІ	22	BLS	23
r≥m	BHS	24	BLO	25
r = m	BEQ	27	BNE	26
r≤m	BLS	23	вні	22
r <m< td=""><td>BLO</td><td>25</td><td>BHS</td><td>24</td></m<>	BLO	25	BHS	24

Notes:

- 1. All conditional branches have both short and long variations.
- 2. All short branches are 2 bytes and require 3 cycles.
- 3. All conditional long branches are formed by prefixing the short branch opcode with \$10 and using a 16-bit destination offset.
- 4. All conditional long branches require 4 bytes and 6 cycles if the branch is taken or 5 cycles if the branch is not taken.

Table D-1. Programming Aid (Continued)

							Ad	dress	ing N	Nodes	;							П		Γ	П	
		lm	medi	ate		Direc	t	Ir	ndexe	ed	E	ctend	ed	In	here	nt			3	2	1	0
Instruction	Forms	Op	~	#	Ор	~	#	Op	_~	#	Ор	~	#	Ор	~	#	Description	H	N	Z	V	C
ABX		<u> </u>						L						3A	3	1	B + X → X (Unsigned)	•	•	•	•	•
ADC	ADCA ADCB	89 C9	2	2	99	4	2	A9	4+	2+	B9	5	3				A+M+C-A	1	1	1	1	1
ADD	ADDA	8B	2	2	D9	4	2	E9	4+	2+	F9	5	3		ļ		B+M+C-B	1	1	1	1	1
AUU	ADDB	CB	2 2	2 2	9B DB	4	2 2	AB EB	4+	2+ 2+	BB FB	5 5	3				A + M → A B + M → B	1	1	;	1	1
	ADDD	C3	4	3	D3	6	2	E3	6+	2+	F3	7	3				D+M:M+1-D	•	i			i
AND	ANDA	84	2	2	94	4	2	A4	4+	2+	B4	5	3				A A M → A	•	1	1	0	•
	ANDB	C4	2	2	D4	4	2	E4	4+	2+	F4	5	3				B ∧ M → B	•	1	1	0	•
	ANDCC	1C	3	2				ļ									CC A IMM – CC	ot	_			7
ASL	ASLA ASLB	İ			İ	l '								48 58	2	1 1	\$}∩←□□□□□←○	8	!	1	!	1
	ASL				08	6	2	68	6+	2+	78	7	3	36	2	'	M C b7 b0	8	1	1	1	1
ASR	ASRB			_		1	-		-	-	-	<u> </u>	_	47	2	1	A	8	1	i	·	1
	ASR													57	2	1	B}	8	1	ı	•	1
	ASR				07	6	2	67	6+	2+	77	7	3				M) b ₇ b ₀ c	8	1	1	•	1
BIT	BITA	85 C5	2	2	95	4	2	A5	4+	2+	B5	5	3				Bit Test A (M A A)	•	1	1	0	•
CLR	CLRA	1 05	2	2	D5	14	2	E5	4+	2+	F5	5	3	4F	2	1	Bit Test B (M A B) 0→A	•	-	1	0	٦
CLI	CLRB				į									5F	2	1	0-B	•	0	1	0	0
	CLR	-			0F	6	2	6F	6+	2+	7F	7	3		_	•	0→ M	•	0	1	ō	0
СМР	СМРА	81	2	2	91	4	2	A1	4+	2+	B1	5	3				Compare M from A	8	1	1	1	:
	CMPB	C1	2	2	D1	4	2	E1	4+	2+	F1	5	3			l	Compare M from B	8	1	1	1	1
	CMPD	10 83	5	4	10 93	7	3	10 A3	7+	3+	10 B3	8	4				Compare M:M + 1 from D	•	1	ı	1	1
	CMPS	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M:M+1 from S			,	1	1
		8C			9C	i		AC			вс		·									١.
	CMPU	11	5	4	11	7	3	11	7+	3+	11	8	4				Compare M:M + 1 from U	•	1	1	1	1
	CMPX	83 8C	4	3	93 9C	6	2	A3 AC	6+	2+	B3 BC	7	3				Compare M:M+1 from X		١. ا	١. ا		.
	CMPY	10	5	4	10	7	3	10	7+	3+	10	8	4				Compare M:M + 1 from Y		1	1	1	1
		8C			9C			AC			вс											
СОМ	COMA													43	2	1	<u>A</u> -A	•	1	1	0	1
	COMB COM				03		2	63	١.	٦.	72	7	3	53	2	1	B → B M → M	•	1	1	0	1
CWAI	COIVI	3C	≥20	2	03	6	-	03	6+	2+	73	-	3				CC ∧ IMM→CC Wait for Interrupt	╀	1	1	0	7
DAA		30	-20						-			-		19	2	1	Decimal Adjust A	•	-	ī	0	\dashv
DEC	DECA	 		-		-	-		-	-		-	-	4A	2	1	A − 1 → A	•	1	-	1	-
520	DECB													5A	2	i	B – 1 → B	•	i	:		•
	DEC				0A	6	2.	6A	6+	2+	74	7	3				$M-1\rightarrow M$	•	1	1	1	•
EOR	EORA	88	2	2	98	4	2	A8	4+	2+	B8	5	3				A₩M→A	•	1	1	0	•
	EORB	C8	2	2	DB	4	2	E8	4+	2+	F8	5	3				B → M − B	•	1	1	0	•
EXG	R1, R2	1E	8	2							 			- 10		<u> </u>	R1 R2 ²	·	•	•	•	•
INC	INCA INCB										ĺ			4C 5C	2	1	A+1→A B+1→B	•	!	1	!	•
	INC				oc.	6	2	6C	6+	2+	7C	7	3	30		l '	M+1→M	•	1	1	1	•
JMP					0E	3	2	6E	3+	2+	7E	4	3				EA ³ -PC	•	•	•	•	•
JSR					9D	7	2	AD	7+	2+	BD	8	3				Jump to Subroutine	•	•	•	•	•
LD	LDA	86	2	2	96	4	2	A6	4+		В6	5	3				M-A	•	1	ī	0	•
	LDB	C6	2	2	D6	4	2		4+		F6	5	3				M-B	•	1	1	0	•
	LDD LDS	CC 10	3	3	DC 10	5	2	EC 10		2+ 3+	FC 10	6 7	3			ĺ	M:M+1→D M:M+1→S	•	!	:	0	•
	203	CE		*	DE	١		EE	"	3+	FE	′	4				IVI.IVI T I = 3	-	١٠,	1	0	۱- ا
	LDU	CE	3	3	DE	5	2	EE			FE	6	3				M:M+1-U	•	1	ı	0	•
	LDX	BE	3	3	9E	5	2	AE	5+	2+	BE	6	3			1	M:M+1→X	•	1	1	0	•
	LDY	10 8E	4	4	10 9E	6	3	10 AE	6+	3+	10 BE	7	4				M:M + 1→ Y	•	1	ı	0	•
LEA	LEAS	J.	 	_	- JL			32	4+	2+	J.	-	-			 	EA ³ →S	1.	•	•	•	
		1	ı	1	l]	33	4+	1			1			ļ	EA3-U			•		
	LEAU				1	i .		- 33	7 1	2 1	1					1						
	LEAU LEAX LEAY							30		2+		<u> </u> 					EA ³ -X EA ³ -Y	•	•	1	•	•

Legend:

OP Operation Code (Hexadecimal)

- ~ Number of MPU Cycles
- # Number of Program Bytes
- + Arithmetic Plus
- Arithmetic Minus
- Multiply

M Complement of M

- Transfer Into
- H Half-carry (from bit 3)
- N Negative (sign bit)
- Z Zero (Reset)
- V Overflow, 2's complement
 - C Carry from ALU D-3

t Test and set if true, cleared otherwise

- Not Affected
- CC Condition Code Register
 - : Concatenation
- V Logical or
- Λ Logical and
- → Logical Exclusive or

Table D-1. Programming Aid (Continued)

							Ad	dress	ing N	/lodes	}							Π		Π	Π	
	_		media			Direc	t		dexe	ed1		ktend	led		here	nt			3	2	1	0
Instruction	Forms	Op	~	#	Op	~	. #	Ор	_	#	Op	~	#	Ор	1	#	Description	H	N	Z	V	С
LSL	LSLA LSLB LSL				08	6	2	68	6+	2+	78	7	3	48 58	2 2	1	Å B M C D D D D O D O D O D O D O D O D O D O		1 1 1	1 1	1 1 1	1 1
LSR	LSRA LSRB LSR				04	6	2	64	6+	2+	74		3	44 54	2	1	Å B M 0 → □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	:	0 0 0	1 1	:	1 1
MUL									T					3D	11	1	A×B→D (Unsigned)	•	•	1	•	9
NEG	NEGA NEGB NEG				00	6	2	60	6+	2+	70	7	3	40 50	2 2	1	Â+1-A B+1-B M+1-M	8 8 8	1 1	1 1	1 1	1 1
NOP														12	2	1	No Operation	•	•	•	•	•
OR	ORA ORB ORCC	8A CA 1A	2 2 3	2 2 2	9A DA	4	2 2	AA EA	4+	2+ 2+	BA FA	5 5	3				A V M – A B V M – B CC V IMM – CC	:	1	1	0 0 7	•
PSH	PSHS PSHU	34 36	5+ ⁴ 5+ ⁴	2 2													Push Registers on S Stack Push Registers on U Stack	•	•	•	:	•
PUL	PULS PULU	35 37	5+4 5+4	2 2													Pull Registers from S Stack Pull Registers from U Stack	•	•	•	:	•
ROL	ROLA ROLB ROL				09	6	2	69	6+	2+	79	7	3	49 59	2 2	1	Å M C	•	1 1	1 1	1 1	1 1
ROR	RORA RORB ROR				06	6	2	66	6+	2+	76	7	3	46 56	2 2	1	A B B B C B D D D D D D D D D D D D D D D	•	1 1	1 1	:	1 1
RTI														3B	6/15	1	Return From Interrupt				Г	7
RTS														39	5	1	Return from Subroutine	•	•	•	•	•
SBC	SBCA SBCB	82 C2	2 2	2 2	92 D2	4	2 2	A2 E2	4+ 4+	2+ 2+	B2 F2	5 5	3				A – M – C → A B – M – C → B	8	1	1	1:	1
SEX														1D	2	1	Sign Extend B into A	•	1	1	0	•
ST	STA STB STD STS STU STX STX				97 D7 DD 10 DF DF 9F	4 4 5 6 5 5 6	2 2 2 3	A7 E7 ED 10 EF EF AF	4+ 4+ 5+ 6+ 5+ 5+	2+ 2+ 2+ 3+ 2+ 2+	B7 F7 FD 10 FF FF BF 10	5 5 6 7 6 6 7	3 3 4 3 4				A - M B - M D - M:M + 1 S - M:M + 1 U - M:M + 1 X - M:M + 1 Y - M:M + 1	• • • • • • • • • • • • • • • • • • • •	1 1 1 1 1 1	1 1 1 1 1 1	0000 000	• • • • • •
					9F	Ĭ		AF	6+	3+	BF	Í							ľ		ľ	
SUB	SUBA SUBB SUBD	80 C0 83	2 2 4	2 2 3	90 D0 93	4 4 6	2 2 2	A0 E0 A3	4+ 4+ 6+	2+ 2+ 2+	B0 F0 B3	5 5 7	3 3 3				A – M → A B – M → B D – M:M + 1 → D	8 8 •	1 1	1 1	1 1	I I I
SWI	SWI ⁶ SWI26													3F 10 3F	19 20	1 2	Software Interrupt 1 Software Interrupt 2	•	•	•	•	•
	SWI36													11 3F	20	1	Software Interrupt 3	•	•	•	•	•
SYNC														13	≥4	1	Synchronize to Interrupt	•	•	•	•	•
TFR	R1, R2	1F	6	2													R1 – R2 ²	•	•	•	•	•
TST	TSTA TSTB TST				0D	6	2	6D	6+	2+	7D	7	3	4D 5D	2	1	Test A Test B Test M	:	1 1	1 1	0 0 0	•

Notes:

- This column gives a base cycle and byte count. To obtain total count, add the values obtained from the INDEXED ADDRESSING MODE table, in Appendix F.
- 2. R1 and R2 may be any pair of 8 bit or any pair of 16 bit registers.
 - The 8 bit registers are: A, B, CC, DP
 - The 16 bit registers are: X, Y, U, S, D, PC
- 3. EA is the effective address.
- 4. The PSH and PUL instructions require 5 cycles plus 1 cycle for each byte pushed or pulled.
- 5. 5(6) means: 5 cycles if branch not taken, 6 cycles if taken (Branch instructions).
- 6. SWI sets I and F bits. SWI2 and SWI3 do not affect I and F.
- 7. Conditions Codes set as a direct result of the instruction.
- 8. Value of half-carry flag is undefined.
- 9. Special Case Carry set if b7 is SET.

APPENDIX E ASCII CHARACTER SET

E.1 INTRODUCTION

This appendix contains the standard 112 character ASCII character set (7-bit code).

E.2 CHARACTER REPRESENTATION AND CODE IDENTIFICATION

The ASCII character set is given in Figure E-1.




Figure E-1. ASCII Character Set

Each 7-bit character is represented with bit seven as the high-order bit and bit one as the low-order bit as shown in the following example:

The bit representation for the character "A" is developed from the bit pattern for bits seven through five found above the column designated 4 and the bit pattern for bits four through one found to the left of the row designated 1.

A hexadecimal notation is commonly used to indicate the code for each character. This is easily developed by assuming a logic zero in the non-existant bit eight position for the column numbers and using the hexadecimal number for the row numbers.

E.3 CONTROL CHARACTERS

The characters located in columns zero and one of Figure E-1 are considered control characters. By definition, these are characters whose occurrance in a particular context initiates, modifies, or stops an action that affects the recording, processing, transmission, or interpretation of data. Table E-1 provides the meanings of the control characters.

Table E-1. Control Characters

Mnemonic	Meaning	Mnemonic	Meaning
NUL	Null	DLE	Data Link Escape
SOH	Start of Heading	DC1	Device Control 1
STX	Start of Text	DC2	Device Control 2
ETX	End of Text	DC3	Device Control 3
EOT	End of Transmission	DC4	Device Control 4
ENQ	Enquiry	NAK	 Negative Acknowledge
ACK	Acknowledge	SYN	Synchronous Idle
BEL	Bell	ETB	End of Transmission Block
BS	Backspace	CAN	Cancel
HT	Horizontal Tabulation	EM	End of Medium
LF	Line Feed	SUB	Substitute
VT	Vertical Tabulation	ESC	Escape
FF	Form Feed	FS	File Separator
CR	Carriage Return	GS	Group Separator
SO	Shift Out	RS	Record Separator
SI	Shift In	US	Unit Separator
		DEL	Delete

E.4 GRAPHIC CHARACTERS

The characters in columns two through seven are considered graphic characters. These characters have a visual representation which is normally displayed or printed. These characters and their names are given in Table E-2.

Table E-2. Graphic Characters

Symbol	Name
SP	Space (Normally Nonprinting)
1	Exclamation Point
"	Quotation Marks (Diaeresis)
#	Number Sign
\$	Dollar Sign
%	Percent Sign
8	Ampersand
•	Apostrophe (Closing Single Quotation Mark; Acute Accent)
(Opening Parenthesis
)	Closing Parenthesis
•	Asterisk
+	Plus
,	Comma (Cedilla)
-	Hyphen (Minus)
	Period (Decimal Point)
/	Slant
09	Digits 0 Through 9
:	Colon
;	Semicolon
<	Less Than
==	Equals
>	Greater Than
?	Question Mark
@	Commercial At
AZ	Uppercase Latin Letters A Through Z
[Opening Bracket
\	Reverse Slant
]	Closing Bracket
^	Circumflex
	Underline
•	Opening Single Quotation Mark (Grave Accent)
az	Lowercase Latin Letters a Through z
{	Opening Brace
1	Vertical Line
}	Closing Brace
~	Tilde

APPENDIX F OPCODE MAP

F.1 INTRODUCTION

This appendix contains the opcode map and additional information for calculating required mchine cycles.

F.2 OPCODE MAP

Table F-1 is the opcode map for M6809 processors. The number(s) by each instruction indicates the number of machine cycles required to execute that instruction. When the number contains an "I" (e.g., 4 + I), it indicates that the indexed addressing mode is being used and that an additional number of machine cycles may be required. Refer to Table F-2 to determine the additional machine cycles to be added.

Some instructions in the opcode map have two numbers, the second one in parenthesis. This indicates that the instruction involves a branch. The parenthetical number applies if the branch is taken.

The "page 2, page 3" notation in column one means that all page 2 instructions are preceded by a hexadecimal 10 opcode and all page 3 instructions are preceded by a hexadecimal 11 opcode.

Table F-1. Opcode Map

		Most-Significant Four Bits																
		DIR		REL		ACCA	ACCB	IND	EXT	IMM	DIR	IND	EXT	IMM	DIR	IND	EXT	ĺ
		0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	1
_		0	1	2	3	4	5	6	7	8	9	Α	<u>B</u>	С	D	E	F	L
	0000 0	6 NEG	PAGE2	3 BRA	4+1 LEAX	2	2 NE	6+1 G	7	2	4 SU	4+1 IBA	5	2	4 SU	4+1 BB	5	0
	0001 1		PAGE3	3 BRN/ 5 LBRN	4+1 LEAY					2	4 CM	4+1 1PA	5	2	4 CM	4+1 IPB	5	1
l	0010 2		2 NOP	3 BHI/ 5(6) LBHI	4+1 LEAS					2	4 SB	4+1 CA	5	2	4 SB	4+1 CB	5	2
	0011 3	6 COM	2 SYNC	3 BLS/ 5(6) LBLS	4+1 LEAU	2	2 C0	6+1 0M	7	4,6,6+1, SUBD		+ 1,8 / 5	,7,7+1,8 CMPU	4	6 AD	6+1 DD	7	3
	0100 4	6 LSR	—	3 BHS 5(6) (BCC)	5+ 1/by PSHS	2	2 LS	6+1 SR	7	2	4 AN	4+1 IDA	5	2	4 AN	4+1 DB	5	4
Bits	0101 5		_	3 BLO 5(6) (BCS)	5+1/by PULS	-				2	4 Bi	4+1 TA	5	2	4 Bi	4+1 TB	5	5
Four B	0110 6	6 ROR	5 LBRA	3 BNE/ 5(6) LBNE	5+1/by PSHU	2	2 RC	6+1 OR	7	2	4 L(4+1 DA	5	2	4 L0	4+1 OB	5	6
ant	0111 7	6 ASR	9 LBSR	3 BEQ/ 5(6) LBEQ	5+1/by PULU	2	2 AS	6+1 SR	7		4	4+1 STA	5	—	4	4+1 STB	5	7
Signific	1000 8	6 ASL (LSL)		3 BVC/ 5(6) LBVC		2	2 ASL (6+1 (LSL)	7	2	4 EO	4+1 RA	5	2	4 EO	4+1 RB	5	8
east S	1001 9	6 ROL	2 DAA	3 BVS/ 5(6) LBVS	5 RTS	2	2 RC	6+1)L	7	2	4 AD	4+1 CA	5	2	4 AD	4+1 CB	5	9
	1010 A	6 DEC		3 BPL/ 5(6) LBPL	3 ABX	2	2 DE	6+1 C	7	2	4 OF	4+1 RA	5	2	4 OF	4+1 RB	5	Α
	1011 B	_		3 BMI/ 5(6) LBMI	6/15 RTI	_				2	4 AD	4+1 DA	5	2	4 AD	4+1 DB	5	В
	1100 C	6 INC		3 BGE/ 5(6) LBGE	20 CWAI	2	2 IN	6+1 C	7	4,6,6+1,7 CMPX	5,7,7 CN		5,7,7 + 1,8 CMPS	3	5 LC	5+1 DD	6	С
	1101 D	6 TST	_	3 BLT/ 5(6) LBLT	11 MUL	2	2 TS	6+1 ST	7	7 BSR	7	7+1 JSR	8		5	5+1 STD	6	D
	1110 E	3 JMP	_	3 BGT/ 5(6) LBGT		-		3+1 JN	4 MP	3,5,5 LD		4,6,6 LD		3,5,5 LD		/ 4,6,6 LC		Е
	1111 F	6 CLR		3 BLE/ 5(6) LBLE	19/20/20 SWI/2/3	2	2 CL	6+1 .R	7		5,5+1,6 STX	/ "	6,6+1,7 STY		5,5+ S1		5,6+1,7 STS	F

F-2

Table F-2. Indexed Addressing Mode Data

		No	n Indirect		l e	ndirect			
Туре	Forms	Assembler Form	Postbyte OP Code	× ~	+ #	Assembler Form	Postbyte OP Code	+ ~	۱., ۱
Constant Offset From R	No Offset	,R	1RR00100	0	0	[,R]	1RR10100	3	اما
(twos complement offset)	5 Bit Offset	n, R	ORRnnnnn	1	0	defaults	to 8-bit		
	8 Bit Offset	n, R	1RR01000	1	1	[n, R]	1RR11000	4	1
	16 Bit Offset	n, R	1RR01001	4	2	[n, R]	1RR11001	7	2
Accumulator Offset From R	A — Register Offset	A, R	1RR00110	1	0	[A, R]	1RR10110	4	0
(twos complement offset)	B — Register Offset	B, R	1RR00101	1	0	[B, R]	1RR10101	4	0
·	D — Register Offset	D, R	1RR01011	4	0	[D, R]	1RR11011	7	0
Auto Increment/Decrement R	Increment By 1	,R+	1RR00000	2	0	not al	lowed		
	Increment By 2	,R++	1RR00001	3	0	[,R++]	1RR10001	6	0
	Decrement By 1	,-R	1RR00010	2	0	not al	lowed	L	
	Decrement By 2	,R	1RR00011	3	0	[,R]	1RR10011	6	0
Constant Offset From PC	8 Bit Offset	n, PCR	1XX01100	1	1	[n, PCR]	1XX11100	4	1
(twos complement offset)	16 Bit Offset	n, PCR	1XX01101	5	2	[n, PCR]	1XX11101	8	2
Extended Indirect	16 Bit Address				L	[n]	10011111	5	2

 $[\]stackrel{+}{\underset{\#}{\sim}}$ and $\stackrel{+}{\underset{\#}{\leftarrow}}$ Indicate the number of additional cycles and bytes for the particular variation.

APPENDIX G PIN ASSIGNMENTS

G.1 INTRODUCTION

This appendix is provided for a quick reference of the pin assignments for the MC6809 and MC6809E processors. Refer to Figure G-1. Descriptions of these pin assignments are given in Section 1.




Figure G-1. Pin Assignments

APPENDIX H CONVERSION TABLES

H.1 INTRODUCTION

This appendix provides some conversion tables for your convenience.

H.2 POWERS OF 2, POWERS OF 16

Refer to Table H-1.

Table H-1. Powers of 2; Powers of 16

16m	2n		16m	2n	
m=	n=	Value	m=	n=	Value
0	0	1	4	16	65,536
_	1	2	_	17	131,072
_	2	4	-	18	262,144
_	3	8	- 1	19	524,288
1	4	16	5	20	1,048,576
_	5	32	_	21	2,097,152
_	6	64	_	22	4,194,304
_	7	128	_	23	8,388,608
2	8	256	6	24	16,777,216
_	9	512	_	25	33,554,432
_	10	1,024	-	26	67,108,864
l –	11	2,048	_	27	134,217,728
3	12	4,096	7	28	268,435,456
_	13	8,192	_	29	536,870,912
_	14	16,384	_	30	1,073,741,824
_	15	32,768	_	31	2,147,483,648

H.3 HEXADECIMAL AND DECIMAL CONVERSION

Table H-2 is a chart that can be used for converting numbers from either hexadecimal to decimal or decimal to hexadecimal.

H.3.1 CONVERTING HEXADECIMAL TO DECIMAL. Find the decimal weights for corresponding hexadecimal characters beginning with the least-significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

H.3.2 CONVERTING DECIMAL TO HEXADECIMAL. Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most-significant digit of the final number. Subtract the decimal value found from the decimal number to be converted. Repeat the above step to determine the hexadecimal character. Repeat this process to find the subsequent hexadecimal numbers.

Table H-2. Hexadecimal and Decimal Conversion Chart

15	В	yte	8	7	Ву	te	0
15	Char 12	11	Char 8	7	Char 4	3	Char 0
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec
0	0	0	0	0	0	0	0
1	4,096	1	256	1	16	1	1
2	8,192	2	512	3	32	2	2
3	12,288	3	768	3	48	3	3
4	16,384	4	1,024	4	64	4	4
5	20,480	5	1,280	5	80	5	5
6	24,576	6	1,536	6	96	6	6
7	28,672	7	1,792	7	112	7	7
8	32,768	8	2,048	8	128	8	8
9	36,864	9	2,304	9	144	9	9
Α	40,960	Α	2,560	Α	160	Α	10
В	45,056	В	2,816	В	176	В	11
С	49,152	С	3,072	С	192	С	12
D	53,248	D	3,328	D	208	D	13
E	57,344	Ε	3,584	E	<u>22</u> 4	Ε	14
F	61,440	F	3,840	F	240	F	15

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Centre; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.



