6502/cc65
1
0
Fork 0
mirror of https://github.com/cc65/cc65.git synced 2024-12-27 00:29:31 +00:00
Code Issues Projects Releases Wiki Activity

asminc/pet.inc: Add PIA1 & PIA2

Browse Source
This commit is contained in:
Daniel Lehenbauer 2022-01-17 08:22:15 -08:00
parent 6ac4aa4e20
commit 12f9a2f1f8
1 changed files with 19 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

21
asminc/pet.inc
View File

@ -50,7 +50,6 @@ PET_2000 = $CA
PET_3000 = $FC PET_3000 = $FC
PET_4000 = $FD PET_4000 = $FD
;---------------------------------------------------------------------------- ;----------------------------------------------------------------------------
; Vector and other locations ; Vector and other locations
@ -59,7 +58,25 @@ BRKVec := $0092
NMIVec := $0094 NMIVec := $0094
; --------------------------------------------------------------------------- ; ---------------------------------------------------------------------------
; I/O: 6522 VIA2 ; I/O: 6520 PIA1
PIA1 := $E810 ; PIA1 base address
PIA1_PORTA := PIA1+$0 ; Port A (PA) and data direction register A (DDRA)
PIA1_PACTL := PIA1+$1 ; Port A control register (CRA)
PIA1_PORTB := PIA1+$2 ; Port B (PB) and data direction register B (DDRB)
PIA1_PBCTL := PIA1+$3 ; Port B control register (CRB)
; ---------------------------------------------------------------------------
; I/O: 6520 PIA2
PIA2 := $E820 ; PIA2 base address
PIA2_PORTA := PIA2+$0 ; Port A (PA) and data direction register A (DDRA)
PIA2_PACTL := PIA2+$1 ; Port A control register (CRA)
PIA2_PORTB := PIA2+$2 ; Port B (PB) and data direction register B (DDRB)
PIA2_PBCTL := PIA2+$3 ; Port B control register (CRB)
; ---------------------------------------------------------------------------
; I/O: 6522 VIA
VIA := $E840 ; VIA base address VIA := $E840 ; VIA base address
VIA_PB := VIA+$0 ; Port register B VIA_PB := VIA+$0 ; Port register B