6502/cc65
1
0
Fork 0
mirror of https://github.com/cc65/cc65.git synced 2025-08-08 06:25:17 +00:00
Code Issues Projects Releases Wiki Activity

Optimization

Browse Source 
git-svn-id: svn://svn.cc65.org/cc65/trunk@1384 b7a2c559-68d2-44c3-8de9-860c34a00d81
This commit is contained in:
cuz
2002-08-09 05:07:06 +00:00
parent 12154bdaa7
commit 94ea416652
1 changed files with 12 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files

25
libsrc/vic20/readjoy.s
View File

@@ -16,26 +16,25 @@
.proc _readjoy .proc _readjoy
lda #$C3 ; mask for VIA1 JOYBITS: sw0,sw1,sw2,sw4 lda #$7F ; mask for VIA2 JOYBIT: sw3
ldx #$7F ; mask for VIA2 JOYBIT: sw3 ldx #$C3 ; mask for VIA1 JOYBITS: sw0,sw1,sw2,sw4
sei ; necessary? sei ; necessary?
ldy VIA1_DDRA ; remember the state of DDRA
sta VIA1_DDRA ; set JOYBITS on this VIA for input
lda VIA1_JOY ; read JOYBITS: sw0,sw1,sw2,sw4
sty VIA1_DDRA ; restore the state of DDRA
and #$3C ; Mask relevant bits...
sta tmp1 ; ...and save for later
ldy VIA2_DDRB ; remember the date of DDRB ldy VIA2_DDRB ; remember the date of DDRB
stx VIA2_DDRB ; set JOYBITS on this VIA for input sta VIA2_DDRB ; set JOYBITS on this VIA for input
lda VIA2_JOY ; read JOYBIT: sw3 lda VIA2_JOY ; read JOYBIT: sw3
sty VIA2_DDRB ; restore the state of DDRB sty VIA2_DDRB ; restore the state of DDRB
asl ; Shift sw3 into carry
ldy VIA1_DDRA ; remember the state of DDRA
stx VIA1_DDRA ; set JOYBITS on this VIA for input
lda VIA1_JOY ; read JOYBITS: sw0,sw1,sw2,sw4
sty VIA1_DDRA ; restore the state of DDRA
cli ; necessary? cli ; necessary?
and #$80 ; Mask sw3 ror ; Shift sw3 into bit 7
ora tmp1 ; Get sw0, sw1, sw2, sw4 and #$9E ; Mask relevant bits
eor #$BC ; Active states are inverted eor #$9E ; Active states are inverted
rts rts