1
0
mirror of https://github.com/cc65/cc65.git synced 2024-11-19 06:31:31 +00:00

both routines fixed (fix by Piotr Fusik)

git-svn-id: svn://svn.cc65.org/cc65/trunk@1098 b7a2c559-68d2-44c3-8de9-860c34a00d81
This commit is contained in:
cpg 2001-11-05 23:52:19 +00:00
parent aff228f0dc
commit d10a647baf

View File

@ -1,7 +1,6 @@
;
; Ullrich von Bassewitz, 25.07.2000
;
; Implemented using information from Sidney Cadot <sidney@janis.pds.twi.tudelft.nl>
; Piotr Fusik, 04.11.2001
; originally by Ullrich von Bassewitz and Sidney Cadot
;
; clock_t clock (void);
; unsigned _clocks_per_sec (void);
@ -15,14 +14,14 @@
.proc _clock
lda #0 ; Byte 3 is always zero
sta sreg+1
php ; Save current I flag value
sei ; Disable interrupts
lda RTCLOK ; Read clock
ldx #5 ; Synchronize with Antic, so the interrupt won't change RTCLOK
stx WSYNC ; while we're reading it. The synchronization is done same as
@L1: dex ; in SETVBLV function in Atari OS.
bne @L1
stx sreg+1 ; Byte 3 is always zero
lda RTCLOK+2
ldx RTCLOK+1
ldy RTCLOK+2
plp ; Restore old I bit
ldy RTCLOK
sty sreg
rts
@ -31,13 +30,14 @@
.proc __clocks_per_sec
lda #50 ; Assume PAL
ldx PAL ; use hw register, PALNTS is only supported on XL/XE ROM
beq @L1
ldx #0
lda PAL ; use hw register, PALNTS is only supported on XL/XE ROM
and #$0e
bne @NTSC
tax
lda #50
rts
@NTSC: ldx #0
lda #60
@L1: rts
rts
.endproc