mirror of
https://github.com/cc65/cc65.git
synced 2024-06-22 17:29:34 +00:00
Fix uploader implementation to reset IRQ bit for timer 4 (serial) interrupt
This commit is contained in:
parent
166a4b25f7
commit
d906748691
|
@ -33,7 +33,7 @@ loop1:
|
||||||
cont1:
|
cont1:
|
||||||
jsr read_byte
|
jsr read_byte
|
||||||
sta (load_ptr2),y
|
sta (load_ptr2),y
|
||||||
sta PALETTE ; feedback ;-)
|
sta PALETTE + 1 ; feedback ;-)
|
||||||
iny
|
iny
|
||||||
bne loop1
|
bne loop1
|
||||||
inc load_ptr2+1
|
inc load_ptr2+1
|
||||||
|
@ -69,6 +69,8 @@ again:
|
||||||
; last action : clear interrupt
|
; last action : clear interrupt
|
||||||
;
|
;
|
||||||
exit:
|
exit:
|
||||||
|
lda #$10
|
||||||
|
sta INTRST
|
||||||
clc
|
clc
|
||||||
rts
|
rts
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue
Block a user