2017-12-06 20:36:14 +00:00
|
|
|
#ifndef _APPLE2_H_
|
|
|
|
#define _APPLE2_H_
|
|
|
|
|
2018-01-27 01:49:19 +00:00
|
|
|
/*
|
|
|
|
* A forward declaration is needed to avoid some errors in dd.h where we
|
|
|
|
* need to define a function that accepts an apple2 pointer.
|
|
|
|
*/
|
|
|
|
struct apple2;
|
|
|
|
typedef struct apple2 apple2;
|
|
|
|
|
2017-12-16 04:22:40 +00:00
|
|
|
#include "apple2.dd.h"
|
2017-12-21 02:45:26 +00:00
|
|
|
#include "mos6502.h"
|
2017-12-22 05:33:04 +00:00
|
|
|
#include "vm_bitfont.h"
|
2017-12-21 02:45:26 +00:00
|
|
|
#include "vm_screen.h"
|
2017-12-06 20:36:14 +00:00
|
|
|
|
2018-01-04 02:48:16 +00:00
|
|
|
/*
|
|
|
|
* This is the size of the bitmap font we use for the apple2
|
|
|
|
*/
|
|
|
|
#define APPLE2_SYSFONT_SIZE 21558
|
|
|
|
|
2018-01-10 22:47:45 +00:00
|
|
|
/*
|
|
|
|
* The reset vector is the address where the apple will consult to
|
|
|
|
* figure out where control should go after a reset. Think of this as
|
|
|
|
* something like a pointer to a main() function in C. That is: where's
|
|
|
|
* the main function? Let's ask the reset vector!
|
|
|
|
*/
|
|
|
|
#define APPLE2_RESET_VECTOR 0x03F2
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This is the address of the validity-check byte, aka the power-up
|
|
|
|
* byte. The Apple II will use this to see if the reset vector is valid.
|
|
|
|
*/
|
|
|
|
#define APPLE2_POWERUP_BYTE 0x03F4
|
|
|
|
|
|
|
|
/*
|
|
|
|
* I'm not _exactly_ clear on where the applesoft interpreter lives in
|
|
|
|
* ROM, after spending possibly too-much time researching how this
|
|
|
|
* works. My guess is I'm missing something that's obvious to others.
|
|
|
|
* $E000 seems to be the original spot that Integer BASIC was contained,
|
|
|
|
* and I'm going to guess Applesoft BASIC is in the same spot. Here's
|
|
|
|
* hoping!
|
|
|
|
*/
|
|
|
|
#define APPLE2_APPLESOFT_MAIN 0xE000
|
|
|
|
|
2017-12-21 17:52:56 +00:00
|
|
|
enum color_modes {
|
|
|
|
COLOR_GREEN,
|
|
|
|
COLOR_AMBER,
|
|
|
|
COLOR_GRAY,
|
|
|
|
COLOR_FULL,
|
|
|
|
};
|
|
|
|
|
2017-12-24 21:07:24 +00:00
|
|
|
enum lores_colors {
|
|
|
|
LORES_BLACK,
|
|
|
|
LORES_MAGENTA,
|
|
|
|
LORES_DARKBLUE,
|
|
|
|
LORES_PURPLE,
|
|
|
|
LORES_DARKGREEN,
|
|
|
|
LORES_GRAY1,
|
|
|
|
LORES_MEDBLUE,
|
|
|
|
LORES_LIGHTBLUE,
|
|
|
|
LORES_BROWN,
|
|
|
|
LORES_ORANGE,
|
|
|
|
LORES_GRAY2,
|
|
|
|
LORES_PINK,
|
|
|
|
LORES_LIGHTGREEN,
|
|
|
|
LORES_YELLOW,
|
|
|
|
LORES_AQUAMARINE,
|
|
|
|
LORES_WHITE,
|
|
|
|
};
|
|
|
|
|
2018-01-11 01:59:33 +00:00
|
|
|
// Write-protect on/off.
|
|
|
|
// Read target = ROM or RAM.
|
|
|
|
// Write target = RAM.
|
|
|
|
// Set mode of $Dxxx hexapage bank1 or bank2 ram.
|
|
|
|
|
|
|
|
// 0 - 0=off 1=on
|
|
|
|
// 1 - 0=ROM 1=RAM
|
|
|
|
// 2 - 0=BANK1 1=BANK2
|
|
|
|
|
2018-01-02 22:24:51 +00:00
|
|
|
/*
|
2018-01-11 01:59:33 +00:00
|
|
|
* An Apple II has bank-switched memory beginning with $D000 extending
|
|
|
|
* through $FFFF. The enums below define bit flag names to determine
|
|
|
|
* what is accessible through those addresses.
|
|
|
|
*
|
|
|
|
* Note that it _is_ possible to write while reading ROM, but your
|
|
|
|
* writes will not go to ROM; they'll go to _RAM_. Any write to $E000 -
|
|
|
|
* $FFFF may only be sent to bank 1 RAM. Writes to $D000-$DFFF may
|
|
|
|
* either be sent to bank 1 RAM or bank 2 RAM based upon the RAM2 bit
|
|
|
|
* flag below.
|
2018-01-02 22:24:51 +00:00
|
|
|
*/
|
|
|
|
enum memory_mode {
|
2018-01-12 22:21:49 +00:00
|
|
|
/*
|
|
|
|
* By default, memory accesses go to main memory in _all_ cases.
|
|
|
|
* Auxiliary memory is not used in any capacity.
|
|
|
|
*/
|
|
|
|
MEMORY_DEFAULT = 0x0,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When this is on, the core 48k (non bank-switchable) of memory
|
|
|
|
* will be read from auxiliary memory. When off, it will be read
|
|
|
|
* from main memory.
|
|
|
|
*/
|
|
|
|
MEMORY_READ_AUX = 0x1,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When on, writes to the core 48k of memory will go to aux; when
|
|
|
|
* off, they go to main.
|
|
|
|
*/
|
|
|
|
MEMORY_WRITE_AUX = 0x2,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* This bit is what the tech reference calls an "enabling" switch,
|
|
|
|
* for PAGE2 and HIRES below. If this bit is not on, then those two
|
|
|
|
* other bits don't do anything, and all aux memory access is
|
|
|
|
* governed by WRITE_AUX and READ_AUX above.
|
|
|
|
*/
|
|
|
|
MEMORY_80STORE = 0x4,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When 80STORE is on, PAGE2 will allow you to access auxiliary
|
|
|
|
* memory for the display page. The range depends on HIRES below.
|
|
|
|
* When PAGE2 is on and HIRES is off, then PAGE2 causes accesses to
|
|
|
|
* $0400..$07FF to always go to auxiliary memory (read or writes).
|
|
|
|
* When both PAGE2 and HIRES are on, then $2000..$3FFF also go to
|
|
|
|
* aux memory. When 80STORE is off, then these two bits are ignored.
|
|
|
|
*/
|
|
|
|
MEMORY_PAGE2 = 0x8,
|
|
|
|
MEMORY_HIRES = 0x10,
|
2018-01-16 05:50:33 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* When this is high, expansion ROM is considered in use. That means
|
|
|
|
* that the $C800..$CFFF range will be mapped to the expansion ROM
|
|
|
|
* area of the rom segment (which is at the end), vs. the internal
|
|
|
|
* ROM area, which is at the $0800..$0FFF range within the rom
|
|
|
|
* segment.
|
|
|
|
*/
|
|
|
|
MEMORY_EXPROM = 0x20,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When SLOTCXROM is high, the entire range of $C100..$C7FF will be
|
|
|
|
* mapped to the peripheral ROM area of the rom segment (which is in
|
|
|
|
* the $4100..$47FF address range there); otherwise, $C100...$C7FF
|
|
|
|
* is mapped to internal ROM, located at $0100..$07FF within the
|
|
|
|
* same rom segment.
|
|
|
|
*
|
|
|
|
* It's not possible to map a single peripheral ROM page, with the
|
|
|
|
* exception of slot 3 (via SLOTC3ROM). That page is special because
|
|
|
|
* of its use by the 80-column text card. You can have SLOTC3ROM
|
|
|
|
* high but SLOTCXROM low.
|
|
|
|
*/
|
|
|
|
MEMORY_SLOTCXROM = 0x40,
|
|
|
|
MEMORY_SLOTC3ROM = 0x80,
|
2018-01-12 22:21:49 +00:00
|
|
|
};
|
|
|
|
|
2018-01-16 22:13:50 +00:00
|
|
|
enum display_mode {
|
|
|
|
DISPLAY_DEFAULT = 0x0,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Display text in the "alternate" character set
|
|
|
|
*/
|
|
|
|
DISPLAY_ALTCHAR = 0x1,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Show text in 80 columns, rather than the default 40 columns
|
|
|
|
*/
|
|
|
|
DISPLAY_80COL = 0x2,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Display only text. By default, we display lo-res graphics and
|
|
|
|
* perhaps mixed graphics and text if the MIXED bit is high.
|
|
|
|
*/
|
|
|
|
DISPLAY_TEXT = 0x4,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If TEXT is not high, then we are directed to display both text
|
|
|
|
* and graphics.
|
|
|
|
*/
|
|
|
|
DISPLAY_MIXED = 0x8,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* If this is high, we will show high-resolution graphics; if not,
|
|
|
|
* low-resolution. This bit is overridden by TEXT; if TEXT is high,
|
|
|
|
* we will only show text.
|
|
|
|
*/
|
|
|
|
DISPLAY_HIRES = 0x10,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Enable IOU access for $C058..$C05F when this bit is on; NOTE: the
|
|
|
|
* tech ref says that this is left on by the firmware
|
|
|
|
*/
|
|
|
|
DISPLAY_IOUDIS = 0x20,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Display double-high-resolution graphics
|
|
|
|
*/
|
|
|
|
DISPLAY_DHIRES = 0x40,
|
|
|
|
};
|
|
|
|
|
2018-01-12 22:21:49 +00:00
|
|
|
enum bank_switch {
|
|
|
|
/*
|
|
|
|
* In nominal bank-switch mode, reads in the bank-switchable address
|
|
|
|
* space go to ROM; writes to RAM are protected; and bank2 memory is
|
|
|
|
* used.
|
|
|
|
*/
|
|
|
|
BANK_DEFAULT = 0x0,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When on, this reads from RAM in bank-switched memory. When off,
|
|
|
|
* it reads from ROM.
|
|
|
|
*/
|
|
|
|
BANK_RAM = 0x1,
|
|
|
|
|
|
|
|
/*
|
|
|
|
* When on, we will write to RAM. When off, we will write-protect
|
|
|
|
* RAM in bank-switched memory. NOTE: we can never write to ROM--or
|
|
|
|
* else it wouldn't be ROM! So if you have BANK_RAM off, but
|
|
|
|
* BANK_WRITE on, then writes do not fail, but they do go to RAM.
|
|
|
|
*/
|
|
|
|
BANK_WRITE = 0x2,
|
|
|
|
|
|
|
|
/*
|
2018-01-13 03:04:21 +00:00
|
|
|
* When this is on, we will use bank 2 RAM when accessing the $Dnnn
|
|
|
|
* range; otherwise, we use bank 1 (as you might guess).
|
2018-01-12 22:21:49 +00:00
|
|
|
*/
|
2018-01-13 03:04:21 +00:00
|
|
|
BANK_RAM2 = 0x4,
|
2018-01-12 22:21:49 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* This is a weird little bit. When BANK_ALTZP is on, the zero page
|
|
|
|
* and stack are accessed from auxiliary memory rather than main
|
|
|
|
* memory. Those two pages of memory, however, are _copied_ from one
|
|
|
|
* to the other, so data should remain consistent.
|
|
|
|
*
|
|
|
|
* That's not the weird part. That part makes sense given the name
|
|
|
|
* (which isn't my name, but is the name used in the IIe technical
|
|
|
|
* reference). The part that isn't so obvious is that
|
|
|
|
* bank-switchable RAM will _also_ be accessed from auxiliary
|
|
|
|
* memory, not main memory. Note that aux memory has its own second
|
|
|
|
* bank of RAM, the way that main memory does, so BANK_RAM2 works
|
|
|
|
* the way you think, but it works with the aux RAM2. No data is
|
|
|
|
* copied between main and aux's bank-switched memory, unlike the
|
|
|
|
* way zero page and the stack are handled.
|
|
|
|
*/
|
|
|
|
BANK_ALTZP = 0x8,
|
2018-01-02 22:24:51 +00:00
|
|
|
};
|
|
|
|
|
2018-01-27 01:49:19 +00:00
|
|
|
struct apple2 {
|
2017-12-06 20:36:14 +00:00
|
|
|
/*
|
|
|
|
* The apple 2 hardware used an MOS-6502 processor.
|
|
|
|
*/
|
|
|
|
mos6502 *cpu;
|
2017-12-06 21:21:39 +00:00
|
|
|
|
|
|
|
/*
|
2018-01-11 03:28:05 +00:00
|
|
|
* This is the main memory bank of the computer. Conventionally, it
|
|
|
|
* contains not only the first contiguous 48k of RAM, but it also
|
|
|
|
* contains the last 12k of bank 1 RAM.
|
2017-12-06 21:21:39 +00:00
|
|
|
*/
|
2018-01-11 03:28:05 +00:00
|
|
|
vm_segment *main;
|
2017-12-16 04:22:40 +00:00
|
|
|
|
2018-01-02 22:24:51 +00:00
|
|
|
/*
|
|
|
|
* The Apple II used a system of bank-switched memory to enable
|
|
|
|
* software to address a separate block of ROM.
|
|
|
|
*/
|
|
|
|
vm_segment *rom;
|
|
|
|
|
2018-01-11 02:36:44 +00:00
|
|
|
/*
|
|
|
|
* The Apple II may have an auxiliary RAM bank; this was possible by
|
|
|
|
* installing a card there. If you had the 80-column text card (and
|
|
|
|
* you likely did), then you got an extra kilobyte of RAM to work
|
|
|
|
* with; it was either used for the extra columns or you could take
|
|
|
|
* advantage of it for extra storage otherwise.
|
|
|
|
*/
|
|
|
|
vm_segment *aux;
|
|
|
|
|
2017-12-21 02:45:26 +00:00
|
|
|
/*
|
|
|
|
* The screen wherein we shall render all of our graphics.
|
|
|
|
*/
|
|
|
|
vm_screen *screen;
|
|
|
|
|
2017-12-22 05:33:04 +00:00
|
|
|
/*
|
2018-01-24 20:26:28 +00:00
|
|
|
* Here are the system and inverse fonts. The system font is the
|
|
|
|
* normal (I suppose?) bitmap font for all text on the Apple II. The
|
|
|
|
* inverse font is the system font, but with black inversed to
|
|
|
|
* white. Both fonts also contain the so-called "MouseText"
|
|
|
|
* glyphs--or, at least, my interpretation of them.
|
2017-12-22 05:33:04 +00:00
|
|
|
*/
|
|
|
|
vm_bitfont *sysfont;
|
2018-01-24 20:26:28 +00:00
|
|
|
vm_bitfont *invfont;
|
2017-12-22 05:33:04 +00:00
|
|
|
|
2017-12-21 03:52:28 +00:00
|
|
|
/*
|
|
|
|
* This is the mode in which we must interpret graphics. This will
|
|
|
|
* tell us not only if we're in lo- or hi-res, but also if we are in
|
2018-01-16 22:13:50 +00:00
|
|
|
* single or double view mode. Among other things!
|
2017-12-21 03:52:28 +00:00
|
|
|
*/
|
2018-01-16 22:13:50 +00:00
|
|
|
vm_8bit display_mode;
|
2017-12-21 03:52:28 +00:00
|
|
|
|
2017-12-21 17:52:56 +00:00
|
|
|
/*
|
|
|
|
* This is the color mode we want to emulate. You can have a few
|
|
|
|
* different styles of monochromatic displays: green, amber, and
|
|
|
|
* light gray on black; you can also emulate a full color display,
|
|
|
|
* in which text mode tends to look like light gray.
|
|
|
|
*/
|
|
|
|
int color_mode;
|
|
|
|
|
2018-01-02 22:24:51 +00:00
|
|
|
/*
|
|
|
|
* This describes the behavior of our bank-switching scheme. We need
|
|
|
|
* our read/write mappers to know where writes into the
|
|
|
|
* bank-switched area of memory should target.
|
|
|
|
*/
|
2018-01-11 01:59:33 +00:00
|
|
|
vm_8bit bank_switch;
|
2018-01-02 22:24:51 +00:00
|
|
|
|
2018-01-12 22:21:49 +00:00
|
|
|
/*
|
|
|
|
* Beside bank-switching, we also need to keep track of memory
|
|
|
|
* modes; these pertain mostly to reading from main or auxiliary
|
|
|
|
* memory.
|
|
|
|
*/
|
|
|
|
vm_8bit memory_mode;
|
|
|
|
|
2018-01-17 05:49:34 +00:00
|
|
|
/*
|
2018-01-17 07:07:31 +00:00
|
|
|
* We have a simple boolean value to determine if the strobe is set
|
|
|
|
* (it always is when the key is pressed, and stays that way until
|
|
|
|
* someone reads the "any-key-down" soft switch).
|
2018-01-17 05:49:34 +00:00
|
|
|
*/
|
|
|
|
bool strobe;
|
|
|
|
|
2017-12-16 04:22:40 +00:00
|
|
|
/*
|
|
|
|
* Our two disk drives.
|
|
|
|
*/
|
|
|
|
apple2dd *drive1;
|
|
|
|
apple2dd *drive2;
|
2018-01-27 01:49:19 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* The Apple II machine allows you to "select" a drive, and the
|
|
|
|
* operations you perform are (mostly) targeting that drive.
|
|
|
|
*/
|
|
|
|
apple2dd *selected_drive;
|
2018-02-07 20:44:04 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* If paused is true, then execution of opcodes is suspended.
|
|
|
|
*/
|
|
|
|
bool paused;
|
2018-02-07 21:24:02 +00:00
|
|
|
|
|
|
|
/*
|
|
|
|
* If this is true, then we will disassemble opcodes as we execute.
|
|
|
|
*/
|
|
|
|
bool disasm;
|
2018-01-27 01:49:19 +00:00
|
|
|
};
|
2017-12-06 20:36:14 +00:00
|
|
|
|
2017-12-21 02:45:26 +00:00
|
|
|
extern apple2 *apple2_create(int, int);
|
2017-12-26 22:39:32 +00:00
|
|
|
extern bool apple2_is_double_video(apple2 *);
|
|
|
|
extern int apple2_boot(apple2 *);
|
|
|
|
extern void apple2_clear_strobe(apple2 *);
|
2017-12-06 21:21:39 +00:00
|
|
|
extern void apple2_free(apple2 *);
|
|
|
|
extern void apple2_press_key(apple2 *, vm_8bit);
|
|
|
|
extern void apple2_release_key(apple2 *);
|
2018-01-05 22:20:13 +00:00
|
|
|
extern void apple2_reset(apple2 *);
|
2017-12-21 02:45:26 +00:00
|
|
|
extern void apple2_run_loop(apple2 *);
|
2018-01-11 01:59:33 +00:00
|
|
|
extern void apple2_set_bank_switch(apple2 *, vm_8bit);
|
2018-01-13 03:04:21 +00:00
|
|
|
extern void apple2_set_color(apple2 *, int);
|
|
|
|
extern void apple2_set_memory_mode(apple2 *, vm_8bit);
|
2018-01-16 22:13:50 +00:00
|
|
|
extern void apple2_set_display(apple2 *, vm_8bit);
|
2017-12-06 20:36:14 +00:00
|
|
|
|
|
|
|
#endif
|