2019-06-10 14:39:25 +00:00
|
|
|
(label) @1
|
|
|
|
(label) @begin
|
|
|
|
(label) @end
|
|
|
|
(byte*) BORDERCOL
|
|
|
|
(const byte*) BORDERCOL#0 BORDERCOL = (byte*) 53280
|
|
|
|
(byte*) CHUNKY
|
|
|
|
(const byte*) CHUNKY#0 CHUNKY = (byte*) 32768
|
|
|
|
(byte*) CIA2_PORT_A
|
|
|
|
(const byte*) CIA2_PORT_A#0 CIA2_PORT_A = (byte*) 56576
|
|
|
|
(byte*) CIA2_PORT_A_DDR
|
|
|
|
(const byte*) CIA2_PORT_A_DDR#0 CIA2_PORT_A_DDR = (byte*) 56578
|
|
|
|
(byte) DTV_BADLINE_OFF
|
|
|
|
(const byte) DTV_BADLINE_OFF#0 DTV_BADLINE_OFF = (byte) $20
|
|
|
|
(byte) DTV_CHUNKY
|
|
|
|
(const byte) DTV_CHUNKY#0 DTV_CHUNKY = (byte) $40
|
|
|
|
(byte) DTV_COLORRAM_OFF
|
|
|
|
(const byte) DTV_COLORRAM_OFF#0 DTV_COLORRAM_OFF = (byte) $10
|
|
|
|
(byte*) DTV_CONTROL
|
|
|
|
(const byte*) DTV_CONTROL#0 DTV_CONTROL = (byte*) 53308
|
|
|
|
(byte*) DTV_FEATURE
|
|
|
|
(const byte*) DTV_FEATURE#0 DTV_FEATURE = (byte*) 53311
|
|
|
|
(byte) DTV_FEATURE_ENABLE
|
|
|
|
(const byte) DTV_FEATURE_ENABLE#0 DTV_FEATURE_ENABLE = (byte) 1
|
|
|
|
(byte) DTV_HIGHCOLOR
|
|
|
|
(const byte) DTV_HIGHCOLOR#0 DTV_HIGHCOLOR = (byte) 4
|
|
|
|
(byte) DTV_LINEAR
|
|
|
|
(const byte) DTV_LINEAR#0 DTV_LINEAR = (byte) 1
|
|
|
|
(byte*) DTV_PALETTE
|
|
|
|
(const byte*) DTV_PALETTE#0 DTV_PALETTE = (byte*) 53760
|
|
|
|
(byte*) DTV_PLANEB_MODULO_HI
|
|
|
|
(const byte*) DTV_PLANEB_MODULO_HI#0 DTV_PLANEB_MODULO_HI = (byte*) 53320
|
|
|
|
(byte*) DTV_PLANEB_MODULO_LO
|
|
|
|
(const byte*) DTV_PLANEB_MODULO_LO#0 DTV_PLANEB_MODULO_LO = (byte*) 53319
|
|
|
|
(byte*) DTV_PLANEB_START_HI
|
|
|
|
(const byte*) DTV_PLANEB_START_HI#0 DTV_PLANEB_START_HI = (byte*) 53323
|
|
|
|
(byte*) DTV_PLANEB_START_LO
|
|
|
|
(const byte*) DTV_PLANEB_START_LO#0 DTV_PLANEB_START_LO = (byte*) 53321
|
|
|
|
(byte*) DTV_PLANEB_START_MI
|
|
|
|
(const byte*) DTV_PLANEB_START_MI#0 DTV_PLANEB_START_MI = (byte*) 53322
|
|
|
|
(byte*) DTV_PLANEB_STEP
|
|
|
|
(const byte*) DTV_PLANEB_STEP#0 DTV_PLANEB_STEP = (byte*) 53324
|
|
|
|
(byte*) PROCPORT
|
|
|
|
(const byte*) PROCPORT#0 PROCPORT = (byte*) 1
|
|
|
|
(byte*) PROCPORT_DDR
|
|
|
|
(const byte*) PROCPORT_DDR#0 PROCPORT_DDR = (byte*) 0
|
|
|
|
(byte) PROCPORT_DDR_MEMORY_MASK
|
|
|
|
(const byte) PROCPORT_DDR_MEMORY_MASK#0 PROCPORT_DDR_MEMORY_MASK = (byte) 7
|
|
|
|
(byte) PROCPORT_RAM_IO
|
2019-07-30 13:01:43 +00:00
|
|
|
(const byte) PROCPORT_RAM_IO#0 PROCPORT_RAM_IO = (byte) 5
|
2019-06-10 14:39:25 +00:00
|
|
|
(byte*) RASTER
|
|
|
|
(const byte*) RASTER#0 RASTER = (byte*) 53266
|
|
|
|
(byte*) VIC_CONTROL
|
|
|
|
(const byte*) VIC_CONTROL#0 VIC_CONTROL = (byte*) 53265
|
|
|
|
(byte*) VIC_CONTROL2
|
|
|
|
(const byte*) VIC_CONTROL2#0 VIC_CONTROL2 = (byte*) 53270
|
|
|
|
(byte) VIC_CSEL
|
|
|
|
(const byte) VIC_CSEL#0 VIC_CSEL = (byte) 8
|
|
|
|
(byte) VIC_DEN
|
|
|
|
(const byte) VIC_DEN#0 VIC_DEN = (byte) $10
|
|
|
|
(byte) VIC_ECM
|
|
|
|
(const byte) VIC_ECM#0 VIC_ECM = (byte) $40
|
|
|
|
(byte) VIC_MCM
|
|
|
|
(const byte) VIC_MCM#0 VIC_MCM = (byte) $10
|
|
|
|
(byte*) VIC_MEMORY
|
|
|
|
(const byte*) VIC_MEMORY#0 VIC_MEMORY = (byte*) 53272
|
|
|
|
(byte) VIC_RSEL
|
|
|
|
(const byte) VIC_RSEL#0 VIC_RSEL = (byte) 8
|
|
|
|
(void()) dtvSetCpuBankSegment1((byte) dtvSetCpuBankSegment1::cpuBankIdx)
|
|
|
|
(label) dtvSetCpuBankSegment1::@return
|
|
|
|
(byte*) dtvSetCpuBankSegment1::cpuBank
|
|
|
|
(const byte*) dtvSetCpuBankSegment1::cpuBank#0 cpuBank = (byte*) 255
|
|
|
|
(byte) dtvSetCpuBankSegment1::cpuBankIdx
|
|
|
|
(byte) dtvSetCpuBankSegment1::cpuBankIdx#1 reg byte a 202.0
|
|
|
|
(byte) dtvSetCpuBankSegment1::cpuBankIdx#3 reg byte a 103.0
|
|
|
|
(void()) gfx_init_chunky()
|
2019-06-18 23:23:27 +00:00
|
|
|
(word~) gfx_init_chunky::$8 $8 zp ZP_WORD:7 101.0
|
2019-06-10 14:39:25 +00:00
|
|
|
(label) gfx_init_chunky::@1
|
|
|
|
(label) gfx_init_chunky::@2
|
|
|
|
(label) gfx_init_chunky::@3
|
|
|
|
(label) gfx_init_chunky::@4
|
|
|
|
(label) gfx_init_chunky::@5
|
|
|
|
(label) gfx_init_chunky::@6
|
|
|
|
(label) gfx_init_chunky::@7
|
|
|
|
(label) gfx_init_chunky::@return
|
|
|
|
(byte) gfx_init_chunky::c
|
|
|
|
(byte) gfx_init_chunky::c#0 reg byte a 202.0
|
|
|
|
(byte*) gfx_init_chunky::gfxb
|
|
|
|
(byte*) gfx_init_chunky::gfxb#1 gfxb zp ZP_WORD:5 42.599999999999994
|
|
|
|
(byte*) gfx_init_chunky::gfxb#3 gfxb zp ZP_WORD:5 157.0
|
|
|
|
(byte*) gfx_init_chunky::gfxb#4 gfxb zp ZP_WORD:5 75.75
|
|
|
|
(byte*) gfx_init_chunky::gfxb#5 gfxb zp ZP_WORD:5 22.0
|
|
|
|
(byte) gfx_init_chunky::gfxbCpuBank
|
|
|
|
(byte) gfx_init_chunky::gfxbCpuBank#2 reg byte x 202.0
|
|
|
|
(byte) gfx_init_chunky::gfxbCpuBank#4 reg byte x 103.75
|
|
|
|
(byte) gfx_init_chunky::gfxbCpuBank#7 reg byte x 22.0
|
|
|
|
(byte) gfx_init_chunky::gfxbCpuBank#8 reg byte x 34.888888888888886
|
|
|
|
(word) gfx_init_chunky::x
|
|
|
|
(word) gfx_init_chunky::x#1 x zp ZP_WORD:3 151.5
|
|
|
|
(word) gfx_init_chunky::x#2 x zp ZP_WORD:3 30.299999999999997
|
|
|
|
(byte) gfx_init_chunky::y
|
|
|
|
(byte) gfx_init_chunky::y#1 y zp ZP_BYTE:2 16.5
|
|
|
|
(byte) gfx_init_chunky::y#6 y zp ZP_BYTE:2 9.461538461538462
|
|
|
|
(void()) main()
|
|
|
|
(byte~) main::$31 reg byte a 202.0
|
|
|
|
(byte~) main::$32 reg byte a 202.0
|
|
|
|
(byte~) main::$33 reg byte a 202.0
|
|
|
|
(label) main::@1
|
|
|
|
(label) main::@2
|
|
|
|
(label) main::@3
|
|
|
|
(label) main::@4
|
|
|
|
(label) main::@5
|
|
|
|
(label) main::@6
|
|
|
|
(byte) main::j
|
|
|
|
(byte) main::j#1 reg byte x 16.5
|
|
|
|
(byte) main::j#2 reg byte x 22.0
|
|
|
|
(byte) main::rst
|
|
|
|
(byte) main::rst#1 reg byte x 57.714285714285715
|
|
|
|
|
|
|
|
reg byte x [ main::j#2 main::j#1 ]
|
|
|
|
zp ZP_BYTE:2 [ gfx_init_chunky::y#6 gfx_init_chunky::y#1 ]
|
|
|
|
zp ZP_WORD:3 [ gfx_init_chunky::x#2 gfx_init_chunky::x#1 ]
|
|
|
|
reg byte x [ gfx_init_chunky::gfxbCpuBank#4 gfx_init_chunky::gfxbCpuBank#7 gfx_init_chunky::gfxbCpuBank#8 gfx_init_chunky::gfxbCpuBank#2 ]
|
|
|
|
zp ZP_WORD:5 [ gfx_init_chunky::gfxb#4 gfx_init_chunky::gfxb#3 gfx_init_chunky::gfxb#5 gfx_init_chunky::gfxb#1 ]
|
|
|
|
reg byte a [ dtvSetCpuBankSegment1::cpuBankIdx#3 dtvSetCpuBankSegment1::cpuBankIdx#1 ]
|
|
|
|
reg byte x [ main::rst#1 ]
|
|
|
|
reg byte a [ main::$31 ]
|
|
|
|
reg byte a [ main::$32 ]
|
|
|
|
reg byte a [ main::$33 ]
|
2019-06-18 23:23:27 +00:00
|
|
|
zp ZP_WORD:7 [ gfx_init_chunky::$8 ]
|
2019-06-10 14:39:25 +00:00
|
|
|
reg byte a [ gfx_init_chunky::c#0 ]
|