6502/kickc
1
0
Fork 0
mirror of https://gitlab.com/camelot/kickc.git synced 2025-08-08 13:25:12 +00:00
Code Issues Projects Releases Wiki Activity

Improved support for declaring pointers located on zero-page. __address(0xfc) char * zp2. #554

Browse Source
This commit is contained in:
jespergravgaard
2020-11-02 01:18:03 +01:00
parent 6394f074fa
commit f6c32196ed
9 changed files with 411 additions and 291 deletions
Download Patch File Download Diff File Expand all files Collapse all files

5
src/main/java/dk/camelot64/kickc/passes/Pass1EarlyConstantIdentification.java
View File

@@ -32,10 +32,13 @@ public class Pass1EarlyConstantIdentification extends Pass1Base {
List<Statement> removeStmt = new ArrayList<>(); List<Statement> removeStmt = new ArrayList<>();
for(Variable variable : getProgram().getScope().getAllVariables(true)) { for(Variable variable : getProgram().getScope().getAllVariables(true)) {
SymbolVariableRef variableRef = variable.getRef(); SymbolVariableRef variableRef = variable.getRef();
if(!variable.isKindConstant() && !variable.isVolatile() && !variableRef.isIntermediate()) { if(!variable.isKindConstant() && !variable.isVolatile() && !variableRef.isIntermediate() ) {
if(variable.getScope() instanceof StructDefinition) if(variable.getScope() instanceof StructDefinition)
// Skip structs // Skip structs
continue; continue;
if(variable.getRegister()!=null && variable.getRegister().isMem())
// Skip variables allocated into memory
continue;
if(!isParameter(variableRef)) { if(!isParameter(variableRef)) {
final List<VarAssignments.VarAssignment> varAssignments = VarAssignments.get(variableRef, getGraph(), getScope()); final List<VarAssignments.VarAssignment> varAssignments = VarAssignments.get(variableRef, getGraph(), getScope());
if(varAssignments.size() == 1) { if(varAssignments.size() == 1) {

6
src/main/java/dk/camelot64/kickc/passes/Pass2ConstantIdentification.java
View File

@@ -137,6 +137,9 @@ public class Pass2ConstantIdentification extends Pass2SsaOptimization {
if(var.isVolatile() || var.isKindLoadStore()) if(var.isVolatile() || var.isKindLoadStore())
// Do not examine volatiles and non-versioned variables // Do not examine volatiles and non-versioned variables
continue; continue;
if(var.getRegister()!=null && var.getRegister().isMem())
// Skip variables allocated into memory
continue;
ConstantValue constant = getConstant(assignment.getrValue2()); ConstantValue constant = getConstant(assignment.getrValue2());
if(assignment.getrValue1() == null && assignment.getOperator() == null && constant != null) { if(assignment.getrValue1() == null && assignment.getOperator() == null && constant != null) {
constants.put(varRef, new ConstantVariableValue(varRef, constant, assignment)); constants.put(varRef, new ConstantVariableValue(varRef, constant, assignment));
@@ -167,6 +170,9 @@ public class Pass2ConstantIdentification extends Pass2SsaOptimization {
if(variable.isVolatile() || !variable.isKindLoadStore()) if(variable.isVolatile() || !variable.isKindLoadStore())
// Do not examine volatiles, non-constants or versioned variables // Do not examine volatiles, non-constants or versioned variables
continue; continue;
if(variable.getRegister()!=null && variable.getRegister().isMem())
// Skip variables allocated into memory
continue;
final List<VarAssignments.VarAssignment> varAssignments = VarAssignments.get(variable.getRef(), getGraph(), getScope()); final List<VarAssignments.VarAssignment> varAssignments = VarAssignments.get(variable.getRef(), getGraph(), getScope());
if(varAssignments.size() == 1) { if(varAssignments.size() == 1) {
final VarAssignments.VarAssignment varAssignment = varAssignments.get(0); final VarAssignments.VarAssignment varAssignment = varAssignments.get(0);

6
src/test/java/dk/camelot64/kickc/test/TestPrograms.java
View File

@@ -44,12 +44,16 @@ public class TestPrograms {
public TestPrograms() { public TestPrograms() {
} }
@Test @Test
public void testFunctionPointerProblem1() throws IOException, URISyntaxException { public void testFunctionPointerProblem1() throws IOException, URISyntaxException {
compileAndCompare("function-pointer-problem-1.c"); compileAndCompare("function-pointer-problem-1.c");
} }
@Test
public void testInlineAsmUsesProblem2() throws IOException, URISyntaxException {
compileAndCompare("inline-asm-uses-problem-2.c");
}
@Test @Test
public void testInlineKickasmUsesProblem() throws IOException, URISyntaxException { public void testInlineKickasmUsesProblem() throws IOException, URISyntaxException {
compileAndCompare("inline-kickasm-uses-problem.c"); compileAndCompare("inline-kickasm-uses-problem.c");

4
src/test/kc/declared-memory-var-6.c
View File

@@ -13,9 +13,9 @@ void main(void) {
char default_default = '.'; char default_default = '.';
char reg_default = '.'; char reg_default = '.';
char __ssa __zp default_zp_flex = '.'; char __ssa __zp default_zp_flex = '.';
char __address(0x10) default_zp_abs = '.'; char __address(0x11) default_zp_abs = '.';
char __mem default_mem_flex = '.'; char __mem default_mem_flex = '.';
char __address(0x1000) default_mem_abs = '.'; char __address(0x1001) default_mem_abs = '.';
out(reg_zp_flex); out(reg_zp_flex);
out(reg_zp_abs); out(reg_zp_abs);

12
src/test/kc/inline-asm-uses-problem-2.c Normal file
View File

@@ -0,0 +1,12 @@
// Demonstrates problem with inline ASM usages - and early-detect constants
// zp2 should be forced to live at address $fc - but is identified to be constant by Pass1EarlyConstantIdentification
void main() {
__address(0xfc) char * zp2 = 0x0400;
zp2[1] = '*';
asm {
lda #$28
sta zp2
}
zp2[2] = '*';
}

46
src/test/ref/declared-memory-var-6.asm
View File

@@ -5,55 +5,65 @@
.label SCREEN = $400 .label SCREEN = $400
main: { main: {
.const reg_zp_flex = '.' .const reg_zp_flex = '.'
.const reg_zp_abs = '.'
.const reg_mem_flex = '.' .const reg_mem_flex = '.'
.const reg_mem_abs = '.'
.const default_default = '.' .const default_default = '.'
.const reg_default = '.' .const reg_default = '.'
.const default_zp_flex = '.' .const default_zp_flex = '.'
.const default_zp_abs = '.'
.const default_mem_flex = '.' .const default_mem_flex = '.'
.const default_mem_abs = '.' .label default_zp_abs = $11
.label default_mem_abs = $1001
.label reg_zp_abs = $10
.label reg_mem_abs = $1000
// reg_zp_abs = '.'
lda #'.'
sta.z reg_zp_abs
// reg_mem_abs = '.'
sta reg_mem_abs
// default_zp_abs = '.'
sta.z default_zp_abs
// default_mem_abs = '.'
sta default_mem_abs
// out(reg_zp_flex) // out(reg_zp_flex)
ldx #0 ldy #0
lda #reg_zp_flex ldx #reg_zp_flex
jsr out jsr out
// out(reg_zp_abs) // out(reg_zp_abs)
lda #reg_zp_abs ldx.z reg_zp_abs
jsr out jsr out
// out(reg_mem_flex) // out(reg_mem_flex)
lda #reg_mem_flex ldx #reg_mem_flex
jsr out jsr out
// out(reg_mem_abs) // out(reg_mem_abs)
lda #reg_mem_abs ldx reg_mem_abs
jsr out jsr out
// out(default_default) // out(default_default)
lda #default_default ldx #default_default
jsr out jsr out
// out(reg_default) // out(reg_default)
lda #reg_default ldx #reg_default
jsr out jsr out
// out(default_zp_flex) // out(default_zp_flex)
lda #default_zp_flex ldx #default_zp_flex
jsr out jsr out
// out(default_zp_abs) // out(default_zp_abs)
lda #default_zp_abs ldx.z default_zp_abs
jsr out jsr out
// out(default_mem_flex) // out(default_mem_flex)
lda #default_mem_flex ldx #default_mem_flex
jsr out jsr out
// out(default_mem_abs) // out(default_mem_abs)
lda #default_mem_abs ldx default_mem_abs
jsr out jsr out
// } // }
rts rts
} }
// out(byte register(A) c) // out(byte register(X) c)
out: { out: {
// SCREEN[i++] = c // SCREEN[i++] = c
sta SCREEN,x txa
sta SCREEN,y
// SCREEN[i++] = c; // SCREEN[i++] = c;
inx iny
// } // }
rts rts
} }

55
src/test/ref/declared-memory-var-6.cfg
View File

@@ -1,56 +1,59 @@
void main() void main()
main: scope:[main] from main: scope:[main] from
[0] phi() [0] main::reg_zp_abs#0 = '.'
[1] call out [1] main::reg_mem_abs#0 = '.'
[2] main::default_zp_abs = '.'
[3] main::default_mem_abs = '.'
[4] call out
to:main::@1 to:main::@1
main::@1: scope:[main] from main main::@1: scope:[main] from main
[2] phi() [5] out::c#1 = main::reg_zp_abs#0
[3] call out [6] call out
to:main::@2 to:main::@2
main::@2: scope:[main] from main::@1 main::@2: scope:[main] from main::@1
[4] phi() [7] phi()
[5] call out [8] call out
to:main::@3 to:main::@3
main::@3: scope:[main] from main::@2 main::@3: scope:[main] from main::@2
[6] phi() [9] out::c#3 = main::reg_mem_abs#0
[7] call out [10] call out
to:main::@4 to:main::@4
main::@4: scope:[main] from main::@3 main::@4: scope:[main] from main::@3
[8] phi() [11] phi()
[9] call out [12] call out
to:main::@5 to:main::@5
main::@5: scope:[main] from main::@4 main::@5: scope:[main] from main::@4
[10] phi() [13] phi()
[11] call out [14] call out
to:main::@6 to:main::@6
main::@6: scope:[main] from main::@5 main::@6: scope:[main] from main::@5
[12] phi() [15] phi()
[13] call out [16] call out
to:main::@7 to:main::@7
main::@7: scope:[main] from main::@6 main::@7: scope:[main] from main::@6
[14] phi() [17] out::c#7 = main::default_zp_abs
[15] call out [18] call out
to:main::@8 to:main::@8
main::@8: scope:[main] from main::@7 main::@8: scope:[main] from main::@7
[16] phi() [19] phi()
[17] call out [20] call out
to:main::@9 to:main::@9
main::@9: scope:[main] from main::@8 main::@9: scope:[main] from main::@8
[18] phi() [21] out::c#9 = main::default_mem_abs
[19] call out [22] call out
to:main::@return to:main::@return
main::@return: scope:[main] from main::@9 main::@return: scope:[main] from main::@9
[20] return [23] return
to:@return to:@return
void out(byte out::c) void out(byte out::c)
out: scope:[out] from main main::@1 main::@2 main::@3 main::@4 main::@5 main::@6 main::@7 main::@8 main::@9 out: scope:[out] from main main::@1 main::@2 main::@3 main::@4 main::@5 main::@6 main::@7 main::@8 main::@9
[21] i#27 = phi( main/0, main::@1/i#11, main::@2/i#11, main::@3/i#11, main::@4/i#11, main::@5/i#11, main::@6/i#11, main::@7/i#11, main::@8/i#11, main::@9/i#11 ) [24] i#27 = phi( main/0, main::@1/i#11, main::@2/i#11, main::@3/i#11, main::@4/i#11, main::@5/i#11, main::@6/i#11, main::@7/i#11, main::@8/i#11, main::@9/i#11 )
[21] out::c#10 = phi( main/main::reg_zp_flex, main::@1/main::reg_zp_abs, main::@2/main::reg_mem_flex, main::@3/main::reg_mem_abs, main::@4/main::default_default, main::@5/main::reg_default, main::@6/main::default_zp_flex, main::@7/main::default_zp_abs, main::@8/main::default_mem_flex, main::@9/main::default_mem_abs ) [24] out::c#10 = phi( main/main::reg_zp_flex, main::@1/out::c#1, main::@2/main::reg_mem_flex, main::@3/out::c#3, main::@4/main::default_default, main::@5/main::reg_default, main::@6/main::default_zp_flex, main::@7/out::c#7, main::@8/main::default_mem_flex, main::@9/out::c#9 )
[22] SCREEN[i#27] = out::c#10 [25] SCREEN[i#27] = out::c#10
[23] i#11 = ++ i#27 [26] i#11 = ++ i#27
to:out::@return to:out::@return
out::@return: scope:[out] from out out::@return: scope:[out] from out
[24] return [27] return
to:@return to:@return

540
src/test/ref/declared-memory-var-6.log
View File

@@ -5,25 +5,33 @@ CONTROL FLOW GRAPH SSA
void main() void main()
main: scope:[main] from __start::@1 main: scope:[main] from __start::@1
i#31 = phi( __start::@1/i#32 ) i#31 = phi( __start::@1/i#32 )
main::reg_zp_abs#0 = '.'
main::reg_mem_abs#0 = '.'
main::default_zp_abs = '.'
main::default_mem_abs = '.'
out::c#0 = main::reg_zp_flex out::c#0 = main::reg_zp_flex
call out call out
to:main::@1 to:main::@1
main::@1: scope:[main] from main main::@1: scope:[main] from main
main::reg_mem_abs#3 = phi( main/main::reg_mem_abs#0 )
main::reg_zp_abs#1 = phi( main/main::reg_zp_abs#0 )
i#16 = phi( main/i#12 ) i#16 = phi( main/i#12 )
i#0 = i#16 i#0 = i#16
out::c#1 = main::reg_zp_abs out::c#1 = main::reg_zp_abs#1
call out call out
to:main::@2 to:main::@2
main::@2: scope:[main] from main::@1 main::@2: scope:[main] from main::@1
main::reg_mem_abs#2 = phi( main::@1/main::reg_mem_abs#3 )
i#17 = phi( main::@1/i#12 ) i#17 = phi( main::@1/i#12 )
i#1 = i#17 i#1 = i#17
out::c#2 = main::reg_mem_flex out::c#2 = main::reg_mem_flex
call out call out
to:main::@3 to:main::@3
main::@3: scope:[main] from main::@2 main::@3: scope:[main] from main::@2
main::reg_mem_abs#1 = phi( main::@2/main::reg_mem_abs#2 )
i#18 = phi( main::@2/i#12 ) i#18 = phi( main::@2/i#12 )
i#2 = i#18 i#2 = i#18
out::c#3 = main::reg_mem_abs out::c#3 = main::reg_mem_abs#1
call out call out
to:main::@4 to:main::@4
main::@4: scope:[main] from main::@3 main::@4: scope:[main] from main::@3
@@ -144,14 +152,20 @@ byte i#8
byte i#9 byte i#9
void main() void main()
const byte main::default_default = '.' const byte main::default_default = '.'
const byte main::default_mem_abs !mem[-1]:4096 = '.' byte main::default_mem_abs loadstore !mem[-1]:4097
const byte main::default_mem_flex = '.' const byte main::default_mem_flex = '.'
const byte main::default_zp_abs !zp[-1]:16 = '.' byte main::default_zp_abs loadstore !zp[-1]:17
const byte main::default_zp_flex = '.' const byte main::default_zp_flex = '.'
const byte main::reg_default = '.' const byte main::reg_default = '.'
const byte main::reg_mem_abs !mem[-1]:4096 = '.' byte main::reg_mem_abs !mem[-1]:4096
byte main::reg_mem_abs#0 !mem[-1]:4096
byte main::reg_mem_abs#1 !mem[-1]:4096
byte main::reg_mem_abs#2 !mem[-1]:4096
byte main::reg_mem_abs#3 !mem[-1]:4096
const byte main::reg_mem_flex = '.' const byte main::reg_mem_flex = '.'
const byte main::reg_zp_abs !zp[-1]:16 = '.' byte main::reg_zp_abs !zp[-1]:16
byte main::reg_zp_abs#0 !zp[-1]:16
byte main::reg_zp_abs#1 !zp[-1]:16
const byte main::reg_zp_flex = '.' const byte main::reg_zp_flex = '.'
void out(byte out::c) void out(byte out::c)
byte out::c byte out::c
@@ -169,6 +183,8 @@ byte out::c#9
Simplifying constant pointer cast (byte*) 1024 Simplifying constant pointer cast (byte*) 1024
Successful SSA optimization PassNCastSimplification Successful SSA optimization PassNCastSimplification
Alias main::reg_zp_abs#0 = main::reg_zp_abs#1
Alias main::reg_mem_abs#0 = main::reg_mem_abs#3 main::reg_mem_abs#2 main::reg_mem_abs#1
Alias i#0 = i#16 Alias i#0 = i#16
Alias i#1 = i#17 Alias i#1 = i#17
Alias i#18 = i#2 Alias i#18 = i#2
@@ -197,15 +213,11 @@ Identical Phi Values i#10 i#11
Identical Phi Values i#14 i#10 Identical Phi Values i#14 i#10
Successful SSA optimization Pass2IdenticalPhiElimination Successful SSA optimization Pass2IdenticalPhiElimination
Constant out::c#0 = main::reg_zp_flex Constant out::c#0 = main::reg_zp_flex
Constant out::c#1 = main::reg_zp_abs
Constant out::c#2 = main::reg_mem_flex Constant out::c#2 = main::reg_mem_flex
Constant out::c#3 = main::reg_mem_abs
Constant out::c#4 = main::default_default Constant out::c#4 = main::default_default
Constant out::c#5 = main::reg_default Constant out::c#5 = main::reg_default
Constant out::c#6 = main::default_zp_flex Constant out::c#6 = main::default_zp_flex
Constant out::c#7 = main::default_zp_abs
Constant out::c#8 = main::default_mem_flex Constant out::c#8 = main::default_mem_flex
Constant out::c#9 = main::default_mem_abs
Constant i#13 = 0 Constant i#13 = 0
Successful SSA optimization Pass2ConstantIdentification Successful SSA optimization Pass2ConstantIdentification
Removing unused procedure __start Removing unused procedure __start
@@ -216,112 +228,105 @@ Removing unused procedure block __start::@2
Removing unused procedure block __start::@return Removing unused procedure block __start::@return
Successful SSA optimization PassNEliminateEmptyStart Successful SSA optimization PassNEliminateEmptyStart
Inlining constant with var siblings out::c#0 Inlining constant with var siblings out::c#0
Inlining constant with var siblings out::c#1
Inlining constant with var siblings out::c#2 Inlining constant with var siblings out::c#2
Inlining constant with var siblings out::c#3
Inlining constant with var siblings out::c#4 Inlining constant with var siblings out::c#4
Inlining constant with var siblings out::c#5 Inlining constant with var siblings out::c#5
Inlining constant with var siblings out::c#6 Inlining constant with var siblings out::c#6
Inlining constant with var siblings out::c#7
Inlining constant with var siblings out::c#8 Inlining constant with var siblings out::c#8
Inlining constant with var siblings out::c#9
Inlining constant with var siblings i#13 Inlining constant with var siblings i#13
Constant inlined out::c#8 = main::default_mem_flex Constant inlined out::c#8 = main::default_mem_flex
Constant inlined out::c#9 = main::default_mem_abs
Constant inlined out::c#6 = main::default_zp_flex Constant inlined out::c#6 = main::default_zp_flex
Constant inlined out::c#7 = main::default_zp_abs
Constant inlined out::c#0 = main::reg_zp_flex Constant inlined out::c#0 = main::reg_zp_flex
Constant inlined out::c#1 = main::reg_zp_abs
Constant inlined out::c#4 = main::default_default Constant inlined out::c#4 = main::default_default
Constant inlined i#13 = 0 Constant inlined i#13 = 0
Constant inlined out::c#5 = main::reg_default Constant inlined out::c#5 = main::reg_default
Constant inlined out::c#2 = main::reg_mem_flex Constant inlined out::c#2 = main::reg_mem_flex
Constant inlined out::c#3 = main::reg_mem_abs
Successful SSA optimization Pass2ConstantInlining Successful SSA optimization Pass2ConstantInlining
Adding NOP phi() at start of main
Adding NOP phi() at start of main::@10 Adding NOP phi() at start of main::@10
CALL GRAPH CALL GRAPH
Calls in [main] to out:1 out:3 out:5 out:7 out:9 out:11 out:13 out:15 out:17 out:19 Calls in [main] to out:4 out:8 out:10 out:14 out:16 out:18 out:20 out:24 out:26 out:30
Created 2 initial phi equivalence classes Created 2 initial phi equivalence classes
Coalesced [2] i#33 = i#11 Coalesced [6] out::c#11 = out::c#1
Coalesced (already) [4] i#34 = i#11 Coalesced [7] i#33 = i#11
Coalesced (already) [6] i#35 = i#11 Coalesced (already) [9] i#34 = i#11
Coalesced (already) [8] i#36 = i#11 Coalesced [12] out::c#12 = out::c#3
Coalesced (already) [10] i#37 = i#11 Coalesced (already) [13] i#35 = i#11
Coalesced (already) [12] i#38 = i#11 Coalesced (already) [15] i#36 = i#11
Coalesced (already) [14] i#39 = i#11 Coalesced (already) [17] i#37 = i#11
Coalesced (already) [16] i#40 = i#11 Coalesced (already) [19] i#38 = i#11
Coalesced (already) [18] i#41 = i#11 Coalesced [22] out::c#13 = out::c#7
Coalesced (already) [23] i#39 = i#11
Coalesced (already) [25] i#40 = i#11
Coalesced [28] out::c#14 = out::c#9
Coalesced (already) [29] i#41 = i#11
Coalesced down to 2 phi equivalence classes Coalesced down to 2 phi equivalence classes
Culled Empty Block label main::@10 Culled Empty Block label main::@10
Adding NOP phi() at start of main
Adding NOP phi() at start of main::@1
Adding NOP phi() at start of main::@2 Adding NOP phi() at start of main::@2
Adding NOP phi() at start of main::@3
Adding NOP phi() at start of main::@4 Adding NOP phi() at start of main::@4
Adding NOP phi() at start of main::@5 Adding NOP phi() at start of main::@5
Adding NOP phi() at start of main::@6 Adding NOP phi() at start of main::@6
Adding NOP phi() at start of main::@7
Adding NOP phi() at start of main::@8 Adding NOP phi() at start of main::@8
Adding NOP phi() at start of main::@9
FINAL CONTROL FLOW GRAPH FINAL CONTROL FLOW GRAPH
void main() void main()
main: scope:[main] from main: scope:[main] from
[0] phi() [0] main::reg_zp_abs#0 = '.'
[1] call out [1] main::reg_mem_abs#0 = '.'
[2] main::default_zp_abs = '.'
[3] main::default_mem_abs = '.'
[4] call out
to:main::@1 to:main::@1
main::@1: scope:[main] from main main::@1: scope:[main] from main
[2] phi() [5] out::c#1 = main::reg_zp_abs#0
[3] call out [6] call out
to:main::@2 to:main::@2
main::@2: scope:[main] from main::@1 main::@2: scope:[main] from main::@1
[4] phi() [7] phi()
[5] call out [8] call out
to:main::@3 to:main::@3
main::@3: scope:[main] from main::@2 main::@3: scope:[main] from main::@2
[6] phi() [9] out::c#3 = main::reg_mem_abs#0
[7] call out [10] call out
to:main::@4 to:main::@4
main::@4: scope:[main] from main::@3 main::@4: scope:[main] from main::@3
[8] phi() [11] phi()
[9] call out [12] call out
to:main::@5 to:main::@5
main::@5: scope:[main] from main::@4 main::@5: scope:[main] from main::@4
[10] phi() [13] phi()
[11] call out [14] call out
to:main::@6 to:main::@6
main::@6: scope:[main] from main::@5 main::@6: scope:[main] from main::@5
[12] phi() [15] phi()
[13] call out [16] call out
to:main::@7 to:main::@7
main::@7: scope:[main] from main::@6 main::@7: scope:[main] from main::@6
[14] phi() [17] out::c#7 = main::default_zp_abs
[15] call out [18] call out
to:main::@8 to:main::@8
main::@8: scope:[main] from main::@7 main::@8: scope:[main] from main::@7
[16] phi() [19] phi()
[17] call out [20] call out
to:main::@9 to:main::@9
main::@9: scope:[main] from main::@8 main::@9: scope:[main] from main::@8
[18] phi() [21] out::c#9 = main::default_mem_abs
[19] call out [22] call out
to:main::@return to:main::@return
main::@return: scope:[main] from main::@9 main::@return: scope:[main] from main::@9
[20] return [23] return
to:@return to:@return
void out(byte out::c) void out(byte out::c)
out: scope:[out] from main main::@1 main::@2 main::@3 main::@4 main::@5 main::@6 main::@7 main::@8 main::@9 out: scope:[out] from main main::@1 main::@2 main::@3 main::@4 main::@5 main::@6 main::@7 main::@8 main::@9
[21] i#27 = phi( main/0, main::@1/i#11, main::@2/i#11, main::@3/i#11, main::@4/i#11, main::@5/i#11, main::@6/i#11, main::@7/i#11, main::@8/i#11, main::@9/i#11 ) [24] i#27 = phi( main/0, main::@1/i#11, main::@2/i#11, main::@3/i#11, main::@4/i#11, main::@5/i#11, main::@6/i#11, main::@7/i#11, main::@8/i#11, main::@9/i#11 )
[21] out::c#10 = phi( main/main::reg_zp_flex, main::@1/main::reg_zp_abs, main::@2/main::reg_mem_flex, main::@3/main::reg_mem_abs, main::@4/main::default_default, main::@5/main::reg_default, main::@6/main::default_zp_flex, main::@7/main::default_zp_abs, main::@8/main::default_mem_flex, main::@9/main::default_mem_abs ) [24] out::c#10 = phi( main/main::reg_zp_flex, main::@1/out::c#1, main::@2/main::reg_mem_flex, main::@3/out::c#3, main::@4/main::default_default, main::@5/main::reg_default, main::@6/main::default_zp_flex, main::@7/out::c#7, main::@8/main::default_mem_flex, main::@9/out::c#9 )
[22] SCREEN[i#27] = out::c#10 [25] SCREEN[i#27] = out::c#10
[23] i#11 = ++ i#27 [26] i#11 = ++ i#27
to:out::@return to:out::@return
out::@return: scope:[out] from out out::@return: scope:[out] from out
[24] return [27] return
to:@return to:@return
@@ -330,30 +335,64 @@ byte i
byte i#11 1.45 byte i#11 1.45
byte i#27 20.0 byte i#27 20.0
void main() void main()
byte main::default_mem_abs loadstore !mem[-1]:4097 0.2222222222222222
byte main::default_zp_abs loadstore !zp[-1]:17 0.26666666666666666
byte main::reg_mem_abs !mem[-1]:4096
byte main::reg_mem_abs#0 !mem[-1]:4096 0.5
byte main::reg_zp_abs !zp[-1]:16
byte main::reg_zp_abs#0 !zp[-1]:16 0.8
void out(byte out::c) void out(byte out::c)
byte out::c byte out::c
byte out::c#10 11.0 byte out::c#1 4.0
byte out::c#10 19.0
byte out::c#3 4.0
byte out::c#7 4.0
byte out::c#9 4.0
Initial phi equivalence classes Initial phi equivalence classes
[ out::c#10 ] [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
[ i#27 i#11 ] [ i#27 i#11 ]
Added variable main::reg_zp_abs#0 to live range equivalence class [ main::reg_zp_abs#0 ]
Added variable main::reg_mem_abs#0 to live range equivalence class [ main::reg_mem_abs#0 ]
Added variable main::default_zp_abs to live range equivalence class [ main::default_zp_abs ]
Added variable main::default_mem_abs to live range equivalence class [ main::default_mem_abs ]
Complete equivalence classes Complete equivalence classes
[ out::c#10 ] [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
[ i#27 i#11 ] [ i#27 i#11 ]
Allocated zp[1]:2 [ out::c#10 ] [ main::reg_zp_abs#0 ]
[ main::reg_mem_abs#0 ]
[ main::default_zp_abs ]
[ main::default_mem_abs ]
Allocated zp[1]:2 [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
Allocated zp[1]:3 [ i#27 i#11 ] Allocated zp[1]:3 [ i#27 i#11 ]
REGISTER UPLIFT POTENTIAL REGISTERS REGISTER UPLIFT POTENTIAL REGISTERS
Potential registers zp[1]:2 [ out::c#10 ] : zp[1]:2 , reg byte a , reg byte x , reg byte y , Statement [0] main::reg_zp_abs#0 = '.' [ main::reg_zp_abs#0 ] ( [ main::reg_zp_abs#0 ] { } ) always clobbers reg byte a
Statement [1] main::reg_mem_abs#0 = '.' [ main::reg_zp_abs#0 main::reg_mem_abs#0 ] ( [ main::reg_zp_abs#0 main::reg_mem_abs#0 ] { } ) always clobbers reg byte a
Statement [2] main::default_zp_abs = '.' [ main::reg_zp_abs#0 main::reg_mem_abs#0 main::default_zp_abs ] ( [ main::reg_zp_abs#0 main::reg_mem_abs#0 main::default_zp_abs ] { } ) always clobbers reg byte a
Statement [3] main::default_mem_abs = '.' [ main::reg_zp_abs#0 main::reg_mem_abs#0 main::default_zp_abs main::default_mem_abs ] ( [ main::reg_zp_abs#0 main::reg_mem_abs#0 main::default_zp_abs main::default_mem_abs ] { } ) always clobbers reg byte a
Potential registers zp[1]:2 [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ] : zp[1]:2 , reg byte a , reg byte x , reg byte y ,
Potential registers zp[1]:3 [ i#27 i#11 ] : zp[1]:3 , reg byte a , reg byte x , reg byte y , Potential registers zp[1]:3 [ i#27 i#11 ] : zp[1]:3 , reg byte a , reg byte x , reg byte y ,
Potential registers zp[1]:16 [ main::reg_zp_abs#0 ] : zp[1]:16 ,
Potential registers mem[1]:4096 [ main::reg_mem_abs#0 ] : mem[1]:4096 ,
Potential registers zp[1]:17 [ main::default_zp_abs ] : zp[1]:17 ,
Potential registers mem[1]:4097 [ main::default_mem_abs ] : mem[1]:4097 ,
REGISTER UPLIFT SCOPES REGISTER UPLIFT SCOPES
Uplift Scope [out] 35: zp[1]:2 [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
Uplift Scope [] 21.45: zp[1]:3 [ i#27 i#11 ] Uplift Scope [] 21.45: zp[1]:3 [ i#27 i#11 ]
Uplift Scope [out] 11: zp[1]:2 [ out::c#10 ] Uplift Scope [main] 0.8: zp[1]:16 [ main::reg_zp_abs#0 ] 0.5: mem[1]:4096 [ main::reg_mem_abs#0 ] 0.27: zp[1]:17 [ main::default_zp_abs ] 0.22: mem[1]:4097 [ main::default_mem_abs ]
Uplift Scope [main]
Uplifting [] best 167 combination reg byte x [ i#27 i#11 ] Uplifting [out] best 173 combination reg byte x [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
Uplifting [out] best 134 combination reg byte a [ out::c#10 ] Uplifting [] best 164 combination reg byte y [ i#27 i#11 ]
Uplifting [main] best 134 combination Uplifting [main] best 164 combination zp[1]:16 [ main::reg_zp_abs#0 ] mem[1]:4096 [ main::reg_mem_abs#0 ] zp[1]:17 [ main::default_zp_abs ] mem[1]:4097 [ main::default_mem_abs ]
Attempting to uplift remaining variables inzp[1]:16 [ main::reg_zp_abs#0 ]
Uplifting [main] best 164 combination zp[1]:16 [ main::reg_zp_abs#0 ]
Attempting to uplift remaining variables inmem[1]:4096 [ main::reg_mem_abs#0 ]
Uplifting [main] best 164 combination mem[1]:4096 [ main::reg_mem_abs#0 ]
Attempting to uplift remaining variables inzp[1]:17 [ main::default_zp_abs ]
Uplifting [main] best 164 combination zp[1]:17 [ main::default_zp_abs ]
Attempting to uplift remaining variables inmem[1]:4097 [ main::default_mem_abs ]
Uplifting [main] best 164 combination mem[1]:4097 [ main::default_mem_abs ]
ASSEMBLER BEFORE OPTIMIZATION ASSEMBLER BEFORE OPTIMIZATION
// File Comments // File Comments
@@ -367,148 +406,157 @@ ASSEMBLER BEFORE OPTIMIZATION
// main // main
main: { main: {
.const reg_zp_flex = '.' .const reg_zp_flex = '.'
.const reg_zp_abs = '.'
.const reg_mem_flex = '.' .const reg_mem_flex = '.'
.const reg_mem_abs = '.'
.const default_default = '.' .const default_default = '.'
.const reg_default = '.' .const reg_default = '.'
.const default_zp_flex = '.' .const default_zp_flex = '.'
.const default_zp_abs = '.'
.const default_mem_flex = '.' .const default_mem_flex = '.'
.const default_mem_abs = '.' .label default_zp_abs = $11
// [1] call out .label default_mem_abs = $1001
// [21] phi from main to out [phi:main->out] .label reg_zp_abs = $10
.label reg_mem_abs = $1000
// [0] main::reg_zp_abs#0 = '.' -- vbuz1=vbuc1
lda #'.'
sta.z reg_zp_abs
// [1] main::reg_mem_abs#0 = '.' -- vbum1=vbuc1
lda #'.'
sta reg_mem_abs
// [2] main::default_zp_abs = '.' -- vbuz1=vbuc1
lda #'.'
sta.z default_zp_abs
// [3] main::default_mem_abs = '.' -- vbum1=vbuc1
lda #'.'
sta default_mem_abs
// [4] call out
// [24] phi from main to out [phi:main->out]
out_from_main: out_from_main:
// [21] phi i#27 = 0 [phi:main->out#0] -- vbuxx=vbuc1 // [24] phi i#27 = 0 [phi:main->out#0] -- vbuyy=vbuc1
ldx #0 ldy #0
// [21] phi out::c#10 = main::reg_zp_flex [phi:main->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::reg_zp_flex [phi:main->out#1] -- vbuxx=vbuc1
lda #reg_zp_flex ldx #reg_zp_flex
jsr out jsr out
// [2] phi from main to main::@1 [phi:main->main::@1]
__b1_from_main:
jmp __b1 jmp __b1
// main::@1 // main::@1
__b1: __b1:
// [3] call out // [5] out::c#1 = main::reg_zp_abs#0 -- vbuxx=vbuz1
// [21] phi from main::@1 to out [phi:main::@1->out] ldx.z reg_zp_abs
// [6] call out
// [24] phi from main::@1 to out [phi:main::@1->out]
out_from___b1: out_from___b1:
// [21] phi i#27 = i#11 [phi:main::@1->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@1->out#0] -- register_copy
// [21] phi out::c#10 = main::reg_zp_abs [phi:main::@1->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = out::c#1 [phi:main::@1->out#1] -- register_copy
lda #reg_zp_abs
jsr out jsr out
// [4] phi from main::@1 to main::@2 [phi:main::@1->main::@2] // [7] phi from main::@1 to main::@2 [phi:main::@1->main::@2]
__b2_from___b1: __b2_from___b1:
jmp __b2 jmp __b2
// main::@2 // main::@2
__b2: __b2:
// [5] call out // [8] call out
// [21] phi from main::@2 to out [phi:main::@2->out] // [24] phi from main::@2 to out [phi:main::@2->out]
out_from___b2: out_from___b2:
// [21] phi i#27 = i#11 [phi:main::@2->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@2->out#0] -- register_copy
// [21] phi out::c#10 = main::reg_mem_flex [phi:main::@2->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::reg_mem_flex [phi:main::@2->out#1] -- vbuxx=vbuc1
lda #reg_mem_flex ldx #reg_mem_flex
jsr out jsr out
// [6] phi from main::@2 to main::@3 [phi:main::@2->main::@3]
__b3_from___b2:
jmp __b3 jmp __b3
// main::@3 // main::@3
__b3: __b3:
// [7] call out // [9] out::c#3 = main::reg_mem_abs#0 -- vbuxx=vbum1
// [21] phi from main::@3 to out [phi:main::@3->out] ldx reg_mem_abs
// [10] call out
// [24] phi from main::@3 to out [phi:main::@3->out]
out_from___b3: out_from___b3:
// [21] phi i#27 = i#11 [phi:main::@3->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@3->out#0] -- register_copy
// [21] phi out::c#10 = main::reg_mem_abs [phi:main::@3->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = out::c#3 [phi:main::@3->out#1] -- register_copy
lda #reg_mem_abs
jsr out jsr out
// [8] phi from main::@3 to main::@4 [phi:main::@3->main::@4] // [11] phi from main::@3 to main::@4 [phi:main::@3->main::@4]
__b4_from___b3: __b4_from___b3:
jmp __b4 jmp __b4
// main::@4 // main::@4
__b4: __b4:
// [9] call out // [12] call out
// [21] phi from main::@4 to out [phi:main::@4->out] // [24] phi from main::@4 to out [phi:main::@4->out]
out_from___b4: out_from___b4:
// [21] phi i#27 = i#11 [phi:main::@4->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@4->out#0] -- register_copy
// [21] phi out::c#10 = main::default_default [phi:main::@4->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::default_default [phi:main::@4->out#1] -- vbuxx=vbuc1
lda #default_default ldx #default_default
jsr out jsr out
// [10] phi from main::@4 to main::@5 [phi:main::@4->main::@5] // [13] phi from main::@4 to main::@5 [phi:main::@4->main::@5]
__b5_from___b4: __b5_from___b4:
jmp __b5 jmp __b5
// main::@5 // main::@5
__b5: __b5:
// [11] call out // [14] call out
// [21] phi from main::@5 to out [phi:main::@5->out] // [24] phi from main::@5 to out [phi:main::@5->out]
out_from___b5: out_from___b5:
// [21] phi i#27 = i#11 [phi:main::@5->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@5->out#0] -- register_copy
// [21] phi out::c#10 = main::reg_default [phi:main::@5->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::reg_default [phi:main::@5->out#1] -- vbuxx=vbuc1
lda #reg_default ldx #reg_default
jsr out jsr out
// [12] phi from main::@5 to main::@6 [phi:main::@5->main::@6] // [15] phi from main::@5 to main::@6 [phi:main::@5->main::@6]
__b6_from___b5: __b6_from___b5:
jmp __b6 jmp __b6
// main::@6 // main::@6
__b6: __b6:
// [13] call out // [16] call out
// [21] phi from main::@6 to out [phi:main::@6->out] // [24] phi from main::@6 to out [phi:main::@6->out]
out_from___b6: out_from___b6:
// [21] phi i#27 = i#11 [phi:main::@6->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@6->out#0] -- register_copy
// [21] phi out::c#10 = main::default_zp_flex [phi:main::@6->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::default_zp_flex [phi:main::@6->out#1] -- vbuxx=vbuc1
lda #default_zp_flex ldx #default_zp_flex
jsr out jsr out
// [14] phi from main::@6 to main::@7 [phi:main::@6->main::@7]
__b7_from___b6:
jmp __b7 jmp __b7
// main::@7 // main::@7
__b7: __b7:
// [15] call out // [17] out::c#7 = main::default_zp_abs -- vbuxx=vbuz1
// [21] phi from main::@7 to out [phi:main::@7->out] ldx.z default_zp_abs
// [18] call out
// [24] phi from main::@7 to out [phi:main::@7->out]
out_from___b7: out_from___b7:
// [21] phi i#27 = i#11 [phi:main::@7->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@7->out#0] -- register_copy
// [21] phi out::c#10 = main::default_zp_abs [phi:main::@7->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = out::c#7 [phi:main::@7->out#1] -- register_copy
lda #default_zp_abs
jsr out jsr out
// [16] phi from main::@7 to main::@8 [phi:main::@7->main::@8] // [19] phi from main::@7 to main::@8 [phi:main::@7->main::@8]
__b8_from___b7: __b8_from___b7:
jmp __b8 jmp __b8
// main::@8 // main::@8
__b8: __b8:
// [17] call out // [20] call out
// [21] phi from main::@8 to out [phi:main::@8->out] // [24] phi from main::@8 to out [phi:main::@8->out]
out_from___b8: out_from___b8:
// [21] phi i#27 = i#11 [phi:main::@8->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@8->out#0] -- register_copy
// [21] phi out::c#10 = main::default_mem_flex [phi:main::@8->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::default_mem_flex [phi:main::@8->out#1] -- vbuxx=vbuc1
lda #default_mem_flex ldx #default_mem_flex
jsr out jsr out
// [18] phi from main::@8 to main::@9 [phi:main::@8->main::@9]
__b9_from___b8:
jmp __b9 jmp __b9
// main::@9 // main::@9
__b9: __b9:
// [19] call out // [21] out::c#9 = main::default_mem_abs -- vbuxx=vbum1
// [21] phi from main::@9 to out [phi:main::@9->out] ldx default_mem_abs
// [22] call out
// [24] phi from main::@9 to out [phi:main::@9->out]
out_from___b9: out_from___b9:
// [21] phi i#27 = i#11 [phi:main::@9->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@9->out#0] -- register_copy
// [21] phi out::c#10 = main::default_mem_abs [phi:main::@9->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = out::c#9 [phi:main::@9->out#1] -- register_copy
lda #default_mem_abs
jsr out jsr out
jmp __breturn jmp __breturn
// main::@return // main::@return
__breturn: __breturn:
// [20] return // [23] return
rts rts
} }
// out // out
// out(byte register(A) c) // out(byte register(X) c)
out: { out: {
// [22] SCREEN[i#27] = out::c#10 -- pbuc1_derefidx_vbuxx=vbuaa // [25] SCREEN[i#27] = out::c#10 -- pbuc1_derefidx_vbuyy=vbuxx
sta SCREEN,x txa
// [23] i#11 = ++ i#27 -- vbuxx=_inc_vbuxx sta SCREEN,y
inx // [26] i#11 = ++ i#27 -- vbuyy=_inc_vbuyy
iny
jmp __breturn jmp __breturn
// out::@return // out::@return
__breturn: __breturn:
// [24] return // [27] return
rts rts
} }
// File Data // File Data
@@ -526,35 +574,35 @@ Removing instruction jmp __b9
Removing instruction jmp __breturn Removing instruction jmp __breturn
Removing instruction jmp __breturn Removing instruction jmp __breturn
Succesful ASM optimization Pass5NextJumpElimination Succesful ASM optimization Pass5NextJumpElimination
Removing instruction __b1_from_main: Removing instruction lda #'.'
Removing instruction out_from___b1: Removing instruction lda #'.'
Removing instruction lda #'.'
Succesful ASM optimization Pass5UnnecesaryLoadElimination
Removing instruction __b2_from___b1: Removing instruction __b2_from___b1:
Removing instruction out_from___b2: Removing instruction out_from___b2:
Removing instruction __b3_from___b2:
Removing instruction out_from___b3:
Removing instruction __b4_from___b3: Removing instruction __b4_from___b3:
Removing instruction out_from___b4: Removing instruction out_from___b4:
Removing instruction __b5_from___b4: Removing instruction __b5_from___b4:
Removing instruction out_from___b5: Removing instruction out_from___b5:
Removing instruction __b6_from___b5: Removing instruction __b6_from___b5:
Removing instruction out_from___b6: Removing instruction out_from___b6:
Removing instruction __b7_from___b6:
Removing instruction out_from___b7:
Removing instruction __b8_from___b7: Removing instruction __b8_from___b7:
Removing instruction out_from___b8: Removing instruction out_from___b8:
Removing instruction __b9_from___b8:
Removing instruction out_from___b9:
Succesful ASM optimization Pass5RedundantLabelElimination Succesful ASM optimization Pass5RedundantLabelElimination
Removing instruction out_from_main: Removing instruction out_from_main:
Removing instruction __b1: Removing instruction __b1:
Removing instruction out_from___b1:
Removing instruction __b2: Removing instruction __b2:
Removing instruction __b3: Removing instruction __b3:
Removing instruction out_from___b3:
Removing instruction __b4: Removing instruction __b4:
Removing instruction __b5: Removing instruction __b5:
Removing instruction __b6: Removing instruction __b6:
Removing instruction __b7: Removing instruction __b7:
Removing instruction out_from___b7:
Removing instruction __b8: Removing instruction __b8:
Removing instruction __b9: Removing instruction __b9:
Removing instruction out_from___b9:
Removing instruction __breturn: Removing instruction __breturn:
Removing instruction __breturn: Removing instruction __breturn:
Succesful ASM optimization Pass5UnusedLabelElimination Succesful ASM optimization Pass5UnusedLabelElimination
@@ -562,29 +610,39 @@ Succesful ASM optimization Pass5UnusedLabelElimination
FINAL SYMBOL TABLE FINAL SYMBOL TABLE
const nomodify byte* SCREEN = (byte*) 1024 const nomodify byte* SCREEN = (byte*) 1024
byte i byte i
byte i#11 reg byte x 1.45 byte i#11 reg byte y 1.45
byte i#27 reg byte x 20.0 byte i#27 reg byte y 20.0
void main() void main()
const byte main::default_default = '.' const byte main::default_default = '.'
const byte main::default_mem_abs !mem[-1]:4096 = '.' byte main::default_mem_abs loadstore !mem[-1]:4097 mem[1]:4097 0.2222222222222222
const byte main::default_mem_flex = '.' const byte main::default_mem_flex = '.'
const byte main::default_zp_abs !zp[-1]:16 = '.' byte main::default_zp_abs loadstore !zp[-1]:17 zp[1]:17 0.26666666666666666
const byte main::default_zp_flex = '.' const byte main::default_zp_flex = '.'
const byte main::reg_default = '.' const byte main::reg_default = '.'
const byte main::reg_mem_abs !mem[-1]:4096 = '.' byte main::reg_mem_abs !mem[-1]:4096
byte main::reg_mem_abs#0 reg_mem_abs !mem[-1]:4096 mem[1]:4096 0.5
const byte main::reg_mem_flex = '.' const byte main::reg_mem_flex = '.'
const byte main::reg_zp_abs !zp[-1]:16 = '.' byte main::reg_zp_abs !zp[-1]:16
byte main::reg_zp_abs#0 reg_zp_abs !zp[-1]:16 zp[1]:16 0.8
const byte main::reg_zp_flex = '.' const byte main::reg_zp_flex = '.'
void out(byte out::c) void out(byte out::c)
byte out::c byte out::c
byte out::c#10 reg byte a 11.0 byte out::c#1 reg byte x 4.0
byte out::c#10 reg byte x 19.0
byte out::c#3 reg byte x 4.0
byte out::c#7 reg byte x 4.0
byte out::c#9 reg byte x 4.0
reg byte a [ out::c#10 ] reg byte x [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
reg byte x [ i#27 i#11 ] reg byte y [ i#27 i#11 ]
zp[1]:16 [ main::reg_zp_abs#0 ]
mem[1]:4096 [ main::reg_mem_abs#0 ]
zp[1]:17 [ main::default_zp_abs ]
mem[1]:4097 [ main::default_mem_abs ]
FINAL ASSEMBLER FINAL ASSEMBLER
Score: 101 Score: 125
// File Comments // File Comments
// Test declaring a variable as "memory", meaning it will be stored in memory and accessed through an implicit pointer (using load/store) // Test declaring a variable as "memory", meaning it will be stored in memory and accessed through an implicit pointer (using load/store)
@@ -597,121 +655,135 @@ Score: 101
// main // main
main: { main: {
.const reg_zp_flex = '.' .const reg_zp_flex = '.'
.const reg_zp_abs = '.'
.const reg_mem_flex = '.' .const reg_mem_flex = '.'
.const reg_mem_abs = '.'
.const default_default = '.' .const default_default = '.'
.const reg_default = '.' .const reg_default = '.'
.const default_zp_flex = '.' .const default_zp_flex = '.'
.const default_zp_abs = '.'
.const default_mem_flex = '.' .const default_mem_flex = '.'
.const default_mem_abs = '.' .label default_zp_abs = $11
.label default_mem_abs = $1001
.label reg_zp_abs = $10
.label reg_mem_abs = $1000
// reg_zp_abs = '.'
// [0] main::reg_zp_abs#0 = '.' -- vbuz1=vbuc1
lda #'.'
sta.z reg_zp_abs
// reg_mem_abs = '.'
// [1] main::reg_mem_abs#0 = '.' -- vbum1=vbuc1
sta reg_mem_abs
// default_zp_abs = '.'
// [2] main::default_zp_abs = '.' -- vbuz1=vbuc1
sta.z default_zp_abs
// default_mem_abs = '.'
// [3] main::default_mem_abs = '.' -- vbum1=vbuc1
sta default_mem_abs
// out(reg_zp_flex) // out(reg_zp_flex)
// [1] call out // [4] call out
// [21] phi from main to out [phi:main->out] // [24] phi from main to out [phi:main->out]
// [21] phi i#27 = 0 [phi:main->out#0] -- vbuxx=vbuc1 // [24] phi i#27 = 0 [phi:main->out#0] -- vbuyy=vbuc1
ldx #0 ldy #0
// [21] phi out::c#10 = main::reg_zp_flex [phi:main->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::reg_zp_flex [phi:main->out#1] -- vbuxx=vbuc1
lda #reg_zp_flex ldx #reg_zp_flex
jsr out jsr out
// [2] phi from main to main::@1 [phi:main->main::@1]
// main::@1 // main::@1
// out(reg_zp_abs) // out(reg_zp_abs)
// [3] call out // [5] out::c#1 = main::reg_zp_abs#0 -- vbuxx=vbuz1
// [21] phi from main::@1 to out [phi:main::@1->out] ldx.z reg_zp_abs
// [21] phi i#27 = i#11 [phi:main::@1->out#0] -- register_copy // [6] call out
// [21] phi out::c#10 = main::reg_zp_abs [phi:main::@1->out#1] -- vbuaa=vbuc1 // [24] phi from main::@1 to out [phi:main::@1->out]
lda #reg_zp_abs // [24] phi i#27 = i#11 [phi:main::@1->out#0] -- register_copy
// [24] phi out::c#10 = out::c#1 [phi:main::@1->out#1] -- register_copy
jsr out jsr out
// [4] phi from main::@1 to main::@2 [phi:main::@1->main::@2] // [7] phi from main::@1 to main::@2 [phi:main::@1->main::@2]
// main::@2 // main::@2
// out(reg_mem_flex) // out(reg_mem_flex)
// [5] call out // [8] call out
// [21] phi from main::@2 to out [phi:main::@2->out] // [24] phi from main::@2 to out [phi:main::@2->out]
// [21] phi i#27 = i#11 [phi:main::@2->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@2->out#0] -- register_copy
// [21] phi out::c#10 = main::reg_mem_flex [phi:main::@2->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::reg_mem_flex [phi:main::@2->out#1] -- vbuxx=vbuc1
lda #reg_mem_flex ldx #reg_mem_flex
jsr out jsr out
// [6] phi from main::@2 to main::@3 [phi:main::@2->main::@3]
// main::@3 // main::@3
// out(reg_mem_abs) // out(reg_mem_abs)
// [7] call out // [9] out::c#3 = main::reg_mem_abs#0 -- vbuxx=vbum1
// [21] phi from main::@3 to out [phi:main::@3->out] ldx reg_mem_abs
// [21] phi i#27 = i#11 [phi:main::@3->out#0] -- register_copy // [10] call out
// [21] phi out::c#10 = main::reg_mem_abs [phi:main::@3->out#1] -- vbuaa=vbuc1 // [24] phi from main::@3 to out [phi:main::@3->out]
lda #reg_mem_abs // [24] phi i#27 = i#11 [phi:main::@3->out#0] -- register_copy
// [24] phi out::c#10 = out::c#3 [phi:main::@3->out#1] -- register_copy
jsr out jsr out
// [8] phi from main::@3 to main::@4 [phi:main::@3->main::@4] // [11] phi from main::@3 to main::@4 [phi:main::@3->main::@4]
// main::@4 // main::@4
// out(default_default) // out(default_default)
// [9] call out // [12] call out
// [21] phi from main::@4 to out [phi:main::@4->out] // [24] phi from main::@4 to out [phi:main::@4->out]
// [21] phi i#27 = i#11 [phi:main::@4->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@4->out#0] -- register_copy
// [21] phi out::c#10 = main::default_default [phi:main::@4->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::default_default [phi:main::@4->out#1] -- vbuxx=vbuc1
lda #default_default ldx #default_default
jsr out jsr out
// [10] phi from main::@4 to main::@5 [phi:main::@4->main::@5] // [13] phi from main::@4 to main::@5 [phi:main::@4->main::@5]
// main::@5 // main::@5
// out(reg_default) // out(reg_default)
// [11] call out // [14] call out
// [21] phi from main::@5 to out [phi:main::@5->out] // [24] phi from main::@5 to out [phi:main::@5->out]
// [21] phi i#27 = i#11 [phi:main::@5->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@5->out#0] -- register_copy
// [21] phi out::c#10 = main::reg_default [phi:main::@5->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::reg_default [phi:main::@5->out#1] -- vbuxx=vbuc1
lda #reg_default ldx #reg_default
jsr out jsr out
// [12] phi from main::@5 to main::@6 [phi:main::@5->main::@6] // [15] phi from main::@5 to main::@6 [phi:main::@5->main::@6]
// main::@6 // main::@6
// out(default_zp_flex) // out(default_zp_flex)
// [13] call out // [16] call out
// [21] phi from main::@6 to out [phi:main::@6->out] // [24] phi from main::@6 to out [phi:main::@6->out]
// [21] phi i#27 = i#11 [phi:main::@6->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@6->out#0] -- register_copy
// [21] phi out::c#10 = main::default_zp_flex [phi:main::@6->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::default_zp_flex [phi:main::@6->out#1] -- vbuxx=vbuc1
lda #default_zp_flex ldx #default_zp_flex
jsr out jsr out
// [14] phi from main::@6 to main::@7 [phi:main::@6->main::@7]
// main::@7 // main::@7
// out(default_zp_abs) // out(default_zp_abs)
// [15] call out // [17] out::c#7 = main::default_zp_abs -- vbuxx=vbuz1
// [21] phi from main::@7 to out [phi:main::@7->out] ldx.z default_zp_abs
// [21] phi i#27 = i#11 [phi:main::@7->out#0] -- register_copy // [18] call out
// [21] phi out::c#10 = main::default_zp_abs [phi:main::@7->out#1] -- vbuaa=vbuc1 // [24] phi from main::@7 to out [phi:main::@7->out]
lda #default_zp_abs // [24] phi i#27 = i#11 [phi:main::@7->out#0] -- register_copy
// [24] phi out::c#10 = out::c#7 [phi:main::@7->out#1] -- register_copy
jsr out jsr out
// [16] phi from main::@7 to main::@8 [phi:main::@7->main::@8] // [19] phi from main::@7 to main::@8 [phi:main::@7->main::@8]
// main::@8 // main::@8
// out(default_mem_flex) // out(default_mem_flex)
// [17] call out // [20] call out
// [21] phi from main::@8 to out [phi:main::@8->out] // [24] phi from main::@8 to out [phi:main::@8->out]
// [21] phi i#27 = i#11 [phi:main::@8->out#0] -- register_copy // [24] phi i#27 = i#11 [phi:main::@8->out#0] -- register_copy
// [21] phi out::c#10 = main::default_mem_flex [phi:main::@8->out#1] -- vbuaa=vbuc1 // [24] phi out::c#10 = main::default_mem_flex [phi:main::@8->out#1] -- vbuxx=vbuc1
lda #default_mem_flex ldx #default_mem_flex
jsr out jsr out
// [18] phi from main::@8 to main::@9 [phi:main::@8->main::@9]
// main::@9 // main::@9
// out(default_mem_abs) // out(default_mem_abs)
// [19] call out // [21] out::c#9 = main::default_mem_abs -- vbuxx=vbum1
// [21] phi from main::@9 to out [phi:main::@9->out] ldx default_mem_abs
// [21] phi i#27 = i#11 [phi:main::@9->out#0] -- register_copy // [22] call out
// [21] phi out::c#10 = main::default_mem_abs [phi:main::@9->out#1] -- vbuaa=vbuc1 // [24] phi from main::@9 to out [phi:main::@9->out]
lda #default_mem_abs // [24] phi i#27 = i#11 [phi:main::@9->out#0] -- register_copy
// [24] phi out::c#10 = out::c#9 [phi:main::@9->out#1] -- register_copy
jsr out jsr out
// main::@return // main::@return
// } // }
// [20] return // [23] return
rts rts
} }
// out // out
// out(byte register(A) c) // out(byte register(X) c)
out: { out: {
// SCREEN[i++] = c // SCREEN[i++] = c
// [22] SCREEN[i#27] = out::c#10 -- pbuc1_derefidx_vbuxx=vbuaa // [25] SCREEN[i#27] = out::c#10 -- pbuc1_derefidx_vbuyy=vbuxx
sta SCREEN,x txa
sta SCREEN,y
// SCREEN[i++] = c; // SCREEN[i++] = c;
// [23] i#11 = ++ i#27 -- vbuxx=_inc_vbuxx // [26] i#11 = ++ i#27 -- vbuyy=_inc_vbuyy
inx iny
// out::@return // out::@return
// } // }
// [24] return // [27] return
rts rts
} }
// File Data // File Data

28
src/test/ref/declared-memory-var-6.sym
View File

@@ -1,21 +1,31 @@
const nomodify byte* SCREEN = (byte*) 1024 const nomodify byte* SCREEN = (byte*) 1024
byte i byte i
byte i#11 reg byte x 1.45 byte i#11 reg byte y 1.45
byte i#27 reg byte x 20.0 byte i#27 reg byte y 20.0
void main() void main()
const byte main::default_default = '.' const byte main::default_default = '.'
const byte main::default_mem_abs !mem[-1]:4096 = '.' byte main::default_mem_abs loadstore !mem[-1]:4097 mem[1]:4097 0.2222222222222222
const byte main::default_mem_flex = '.' const byte main::default_mem_flex = '.'
const byte main::default_zp_abs !zp[-1]:16 = '.' byte main::default_zp_abs loadstore !zp[-1]:17 zp[1]:17 0.26666666666666666
const byte main::default_zp_flex = '.' const byte main::default_zp_flex = '.'
const byte main::reg_default = '.' const byte main::reg_default = '.'
const byte main::reg_mem_abs !mem[-1]:4096 = '.' byte main::reg_mem_abs !mem[-1]:4096
byte main::reg_mem_abs#0 reg_mem_abs !mem[-1]:4096 mem[1]:4096 0.5
const byte main::reg_mem_flex = '.' const byte main::reg_mem_flex = '.'
const byte main::reg_zp_abs !zp[-1]:16 = '.' byte main::reg_zp_abs !zp[-1]:16
byte main::reg_zp_abs#0 reg_zp_abs !zp[-1]:16 zp[1]:16 0.8
const byte main::reg_zp_flex = '.' const byte main::reg_zp_flex = '.'
void out(byte out::c) void out(byte out::c)
byte out::c byte out::c
byte out::c#10 reg byte a 11.0 byte out::c#1 reg byte x 4.0
byte out::c#10 reg byte x 19.0
byte out::c#3 reg byte x 4.0
byte out::c#7 reg byte x 4.0
byte out::c#9 reg byte x 4.0
reg byte a [ out::c#10 ] reg byte x [ out::c#10 out::c#1 out::c#3 out::c#7 out::c#9 ]
reg byte x [ i#27 i#11 ] reg byte y [ i#27 i#11 ]
zp[1]:16 [ main::reg_zp_abs#0 ]
mem[1]:4096 [ main::reg_mem_abs#0 ]
zp[1]:17 [ main::default_zp_abs ]
mem[1]:4097 [ main::default_mem_abs ]