mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-02 07:32:52 +00:00
33 lines
1.2 KiB
ArmAsm
33 lines
1.2 KiB
ArmAsm
|
@ RUN: llvm-mc -triple=thumbv7-apple-darwin -show-encoding < %s | FileCheck %s
|
||
|
|
.syntax unified
|
||
|
|
.globl _func
|
||
|
|
|
||
|
|
@ Check that the assembler can handle the documented syntax from the ARM ARM.
|
||
|
|
@ For complex constructs like shifter operands, check more thoroughly for them
|
||
|
|
@ once then spot check that following instructions accept the form generally.
|
||
|
|
@ This gives us good coverage while keeping the overall size of the test
|
||
|
|
@ more reasonable.
|
||
|
|
|
||
|
|
|
||
|
|
@ FIXME: Some 3-operand instructions have a 2-operand assembly syntax.
|
||
|
|
|
||
|
|
_func:
|
||
|
|
@ CHECK: _func
|
||
|
|
|
||
|
|
@------------------------------------------------------------------------------
|
||
|
|
@ IT
|
||
|
|
@------------------------------------------------------------------------------
|
||
|
|
@ Test encodings of a few full IT blocks, not just the IT instruction
|
||
|
|
|
||
|
|
iteet eq
|
||
|
|
addeq r0, r1, r2
|
||
|
|
nopne
|
||
|
|
subne r5, r6, r7
|
||
|
|
addeq r1, r2, #4
|
||
|
|
|
||
|
|
@ CHECK: iteet eq @ encoding: [0x0d,0xbf]
|
||
|
|
@ CHECK: addeq r0, r1, r2 @ encoding: [0x88,0x18]
|
||
|
|
@ CHECK: nopne @ encoding: [0x00,0xbf]
|
||
|
|
@ CHECK: subne r5, r6, r7 @ encoding: [0xf5,0x1b]
|
||
|
|
@ CHECK: addeq r1, r2, #4 @ encoding: [0x11,0x1d]
|