2013-08-25 18:30:06 +00:00
|
|
|
; RUN: llc < %s -march=sparc -mattr=hard-quad-float | FileCheck %s
|
|
|
|
|
|
|
|
; CHECK-LABEL: f128_ops
|
|
|
|
; CHECK: ldd
|
|
|
|
; CHECK: ldd
|
|
|
|
; CHECK: ldd
|
|
|
|
; CHECK: ldd
|
|
|
|
; CHECK: faddq [[R0:.+]], [[R1:.+]], [[R2:.+]]
|
|
|
|
; CHECK: fsubq [[R2]], [[R3:.+]], [[R4:.+]]
|
|
|
|
; CHECK: fmulq [[R4]], [[R5:.+]], [[R6:.+]]
|
|
|
|
; CHECK: fdivq [[R6]], [[R2]]
|
|
|
|
; CHECK: std
|
|
|
|
; CHECK: std
|
|
|
|
|
|
|
|
define void @f128_ops(fp128* noalias sret %scalar.result, fp128* byval %a, fp128* byval %b, fp128* byval %c, fp128* byval %d) {
|
|
|
|
entry:
|
|
|
|
%0 = load fp128* %a, align 8
|
|
|
|
%1 = load fp128* %b, align 8
|
|
|
|
%2 = load fp128* %c, align 8
|
|
|
|
%3 = load fp128* %d, align 8
|
|
|
|
%4 = fadd fp128 %0, %1
|
|
|
|
%5 = fsub fp128 %4, %2
|
|
|
|
%6 = fmul fp128 %5, %3
|
|
|
|
%7 = fdiv fp128 %6, %4
|
|
|
|
store fp128 %7, fp128* %scalar.result, align 8
|
|
|
|
ret void
|
|
|
|
}
|
2013-09-02 18:32:45 +00:00
|
|
|
|
|
|
|
; CHECK-LABEL: f128_spill
|
|
|
|
; CHECK: std %f{{.+}}, [%[[S0:.+]]]
|
|
|
|
; CHECK: std %f{{.+}}, [%[[S1:.+]]]
|
|
|
|
; CHECK-DAG: ldd [%[[S0]]], %f{{.+}}
|
|
|
|
; CHECK-DAG: ldd [%[[S1]]], %f{{.+}}
|
|
|
|
; CHECK: jmp
|
|
|
|
|
|
|
|
define void @f128_spill(fp128* noalias sret %scalar.result, fp128* byval %a) {
|
|
|
|
entry:
|
|
|
|
%0 = load fp128* %a, align 8
|
|
|
|
call void asm sideeffect "", "~{f0},~{f1},~{f2},~{f3},~{f4},~{f5},~{f6},~{f7},~{f8},~{f9},~{f10},~{f11},~{f12},~{f13},~{f14},~{f15},~{f16},~{f17},~{f18},~{f19},~{f20},~{f21},~{f22},~{f23},~{f24},~{f25},~{f26},~{f27},~{f28},~{f29},~{f30},~{f31}"()
|
|
|
|
store fp128 %0, fp128* %scalar.result, align 8
|
|
|
|
ret void
|
|
|
|
}
|