2014-04-03 16:01:44 +00:00
|
|
|
@ RUN: not llvm-mc -triple thumb-eabi -mattr=+thumb2 %s -o /dev/null 2>&1 \
|
|
|
|
|
@ RUN: | FileCheck %s
|
|
|
|
|
|
|
|
|
|
@ rdar://14479780
|
ARM: Teach assembler to enforce constraint for Thumb2 LDRD (literal/immediate) destination register operands.
LDRD<c> <Rt>, <Rt2>, <label>
LDRD<c> <Rt>, <Rt2>, [<Rn>{, #+/-<imm>}]
LDRD<c> <Rt>, <Rt2>, [<Rn>], #+/-<imm>
LDRD<c> <Rt>, <Rt2>, [<Rn>, #+/-<imm>]!
As specified in A8.8.72/A8.8.73 in the ARM ARM, the T1 encoding has a constraint which enforces that Rt != Rt2.
If this constraint is not met the result of executing the instruction will be unpredictable.
Fixes rdar://14479780.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@191504 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-27 10:30:18 +00:00
|
|
|
|
|
|
|
|
ldrd r0, r0, [pc, #0]
|
|
|
|
|
ldrd r0, r0, [r1, #4]
|
|
|
|
|
ldrd r0, r0, [r1], #4
|
|
|
|
|
ldrd r0, r0, [r1, #4]!
|
2014-04-03 16:01:44 +00:00
|
|
|
|
|
|
|
|
@ CHECK: error: destination operands can't be identical
|
|
|
|
|
@ CHECK: error: destination operands can't be identical
|
|
|
|
|
@ CHECK: error: destination operands can't be identical
|
|
|
|
|
@ CHECK: error: destination operands can't be identical
|
|
|
|
|
@ CHECK-NOT: error: destination operands can't be identical
|
|
|
|
|
|
