6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-30 17:33:24 +00:00
Code Issues Projects Releases Wiki Activity
8c6a26194b
llvm-6502/test/MC/Disassembler/Mips/micromips.txt

297 lines
4.4 KiB
Plaintext
Raw Normal View History

This patch adds support for microMIPS disassembler and disassembler make check tests. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190144 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 12:30:36 +00:00
# RUN: llvm-mc --disassemble %s -triple=mips-unknown-linux -mattr=micromips \
# RUN: | FileCheck %s
# CHECK: add $9, $6, $7
0x00 0xe6 0x49 0x10
# CHECK: addi $9, $6, 17767
0x11 0x26 0x45 0x67
# CHECK: addiu $9, $6, -15001
0x31 0x26 0xc5 0x67
# CHECK: addi $9, $6, 17767
0x11 0x26 0x45 0x67
# CHECK: addiu $9, $6, -15001
0x31 0x26 0xc5 0x67
# CHECK: addu $9, $6, $7
0x00 0xe6 0x49 0x50
# CHECK: sub $9, $6, $7
0x00 0xe6 0x49 0x90
# CHECK: subu $4, $3, $5
0x00 0xa3 0x21 0xd0
# CHECK: sub $6, $zero, $7
0x00 0xe0 0x31 0x90
# CHECK: subu $6, $zero, $7
0x00 0xe0 0x31 0xd0
# CHECK: addu $7, $8, $zero
0x00 0x08 0x39 0x50
# CHECK: slt $3, $3, $5
0x00 0xa3 0x1b 0x50
# CHECK: slti $3, $3, 103
0x90 0x63 0x00 0x67
# CHECK: slti $3, $3, 103
0x90 0x63 0x00 0x67
# CHECK: sltiu $3, $3, 103
0xb0 0x63 0x00 0x67
# CHECK: sltu $3, $3, $5
0x00 0xa3 0x1b 0x90
Fixed bug when generating Load Upper Immediate microMIPS instruction. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190746 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-14 07:35:41 +00:00
# CHECK: lui $9, 17767
0x41 0xa9 0x45 0x67
This patch adds support for microMIPS disassembler and disassembler make check tests. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190144 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 12:30:36 +00:00
# CHECK: and $9, $6, $7
0x00 0xe6 0x4a 0x50
# CHECK: andi $9, $6, 17767
0xd1 0x26 0x45 0x67
# CHECK: andi $9, $6, 17767
0xd1 0x26 0x45 0x67
# CHECK: or $3, $4, $5
0x00 0xa4 0x1a 0x90
# CHECK: ori $9, $6, 17767
0x51 0x26 0x45 0x67
# CHECK: xor $3, $3, $5
0x00 0xa3 0x1b 0x10
# CHECK: xori $9, $6, 17767
0x71 0x26 0x45 0x67
# CHECK: xori $9, $6, 17767
0x71 0x26 0x45 0x67
# CHECK: nor $9, $6, $7
0x00 0xe6 0x4a 0xd0
# CHECK: not $7, $8
0x00 0x08 0x3a 0xd0
# CHECK: mul $9, $6, $7
0x00 0xe6 0x4a 0x10
# CHECK: mult $9, $7
0x00 0xe9 0x8b 0x3c
# CHECK: multu $9, $7
0x00 0xe9 0x9b 0x3c
Support for microMIPS DIV instructions. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190745 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-14 07:15:21 +00:00
# CHECK-EB: div $zero, $9, $7
0x00 0xe9 0xab 0x3c
# CHECK-EB: divu $zero, $9, $7
0x00 0xe9 0xbb 0x3c
This patch adds support for microMIPS disassembler and disassembler make check tests. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190144 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 12:30:36 +00:00
# CHECK: sll $4, $3, 7
0x00 0x83 0x38 0x00
# CHECK: sllv $2, $3, $5
0x00 0x65 0x10 0x10
# CHECK: sra $4, $3, 7
0x00 0x83 0x38 0x80
# CHECK: srav $2, $3, $5
0x00 0x65 0x10 0x90
# CHECK: srl $4, $3, 7
0x00 0x83 0x38 0x40
# CHECK: srlv $2, $3, $5
0x00 0x65 0x10 0x50
# CHECK: rotr $9, $6, 7
0x01 0x26 0x38 0xc0
# CHECK: rotrv $9, $6, $7
0x00 0xc7 0x48 0xd0
# CHECK: lb $5, 8($4)
0x1c 0xa4 0x00 0x08
# CHECK: lbu $6, 8($4)
0x14 0xc4 0x00 0x08
# CHECK: lh $2, 8($4)
0x3c 0x44 0x00 0x08
# CHECK: lhu $4, 8($2)
0x34 0x82 0x00 0x08
# CHECK: lw $6, 4($5)
0xfc 0xc5 0x00 0x04
# CHECK: sb $5, 8($4)
0x18 0xa4 0x00 0x08
# CHECK: sh $2, 8($4)
0x38 0x44 0x00 0x08
# CHECK: sw $5, 4($6)
0xf8 0xa6 0x00 0x04
Added support for LWU microMIPS instruction. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199315 91177308-0d34-0410-b5e6-96231b3b80d8
2014-01-15 13:01:18 +00:00
# CHECK: lwu $2, 8($4)
0x60 0x44 0xe0 0x08
This patch adds support for microMIPS disassembler and disassembler make check tests. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190144 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 12:30:36 +00:00
# CHECK: lwl $4, 16($5)
0x60 0x85 0x00 0x10
# CHECK: lwr $4, 16($5)
0x60 0x85 0x10 0x10
# CHECK: swl $4, 16($5)
0x60 0x85 0x80 0x10
# CHECK: swr $4, 16($5)
0x60 0x85 0x90 0x10
This patch adds support for microMIPS Move Conditional instructions. Test cases are included in patch. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190148 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 12:41:17 +00:00
# CHECK: movz $9, $6, $7
0x00 0xe6 0x48 0x58
# CHECK: movn $9, $6, $7
0x00 0xe6 0x48 0x18
# CHECK: movt $9, $6, $fcc0
0x55 0x26 0x09 0x7b
# CHECK: movf $9, $6, $fcc0
0x55 0x26 0x01 0x7b
This patch adds support for microMIPS Move to/from HI/LO instructions. Test cases are included in patch. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190152 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 12:53:21 +00:00
# CHECK: mthi $6
0x00 0x06 0x2d 0x7c
# CHECK: mfhi $6
0x00 0x06 0x0d 0x7c
# CHECK: mtlo $6
0x00 0x06 0x3d 0x7c
# CHECK: mflo $6
0x00 0x06 0x1d 0x7c
This patch adds support for microMIPS Multiply and Add/Sub instructions. Test cases are included in patch. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190154 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-06 13:08:00 +00:00
# CHECK: madd $4, $5
0x00 0xa4 0xcb 0x3c
# CHECK: maddu $4, $5
0x00 0xa4 0xdb 0x3c
# CHECK: msub $4, $5
0x00 0xa4 0xeb 0x3c
# CHECK: msubu $4, $5
0x00 0xa4 0xfb 0x3c
Support for misc microMIPS instructions. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@190744 91177308-0d34-0410-b5e6-96231b3b80d8
2013-09-14 06:49:25 +00:00
# CHECK: clz $9, $6
0x01 0x26 0x5b 0x3c
# CHECK: clo $9, $6
0x01 0x26 0x4b 0x3c
# CHECK: seb $9, $6
0x01 0x26 0x2b 0x3c
# CHECK: seh $9, $6
0x01 0x26 0x3b 0x3c
# CHECK: wsbh $9, $6
0x01 0x26 0x7b 0x3c
# CHECK: ext $9, $6, 3, 7
0x01 0x26 0x30 0xec
# CHECK: ins $9, $6, 3, 7
0x01 0x26 0x48 0xcc
Support for microMIPS jump instructions git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193623 91177308-0d34-0410-b5e6-96231b3b80d8
2013-10-29 16:38:59 +00:00
# CHECK: j 1328
0xd4 0x00 0x02 0x98
# CHECK: jal 1328
0xf4 0x00 0x02 0x98
# CHECK: jalr $ra, $6
0x03 0xe6 0x0f 0x3c
# CHECK: jr $7
0x00 0x07 0x0f 0x3c
Support for microMIPS branch instructions. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193992 91177308-0d34-0410-b5e6-96231b3b80d8
2013-11-04 14:53:22 +00:00
# CHECK: beq $9, $6, 1332
0x94 0xc9 0x02 0x9a
# CHECK: bgez $6, 1332
0x40 0x46 0x02 0x9a
# CHECK: bgezal $6, 1332
0x40 0x66 0x02 0x9a
# CHECK: bltzal $6, 1332
0x40 0x26 0x02 0x9a
# CHECK: bgtz $6, 1332
0x40 0xc6 0x02 0x9a
# CHECK: blez $6, 1332
0x40 0x86 0x02 0x9a
# CHECK: bne $9, $6, 1332
0xb4 0xc9 0x02 0x9a
# CHECK: bltz $6, 1332
0x40 0x06 0x02 0x9a
Support for microMIPS trap instructions 1. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194205 91177308-0d34-0410-b5e6-96231b3b80d8
2013-11-07 14:35:24 +00:00
# CHECK: teq $8, $9, 0
0x01 0x28 0x00 0x3c
# CHECK: tge $8, $9, 0
0x01 0x28 0x02 0x3c
# CHECK: tgeu $8, $9, 0
0x01 0x28 0x04 0x3c
# CHECK: tlt $8, $9, 0
0x01 0x28 0x08 0x3c
# CHECK: tltu $8, $9, 0
0x01 0x28 0x0a 0x3c
# CHECK: tne $8, $9, 0
0x01 0x28 0x0c 0x3c
Support for microMIPS trap instruction with immediate operands. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194569 91177308-0d34-0410-b5e6-96231b3b80d8
2013-11-13 13:15:03 +00:00
# CHECK: teqi $9, 17767
0x41,0xc9,0x45,0x67
# CHECK: tgei $9, 17767
0x41 0x29 0x45 0x67
# CHECK: tgeiu $9, 17767
0x41 0x69 0x45 0x67
# CHECK: tlti $9, 17767
0x41 0x09 0x45 0x67
# CHECK: tltiu $9, 17767
0x41 0x49 0x45 0x67
# CHECK: tnei $9, 17767
0x41 0x89 0x45 0x67
LL and SC decoder method fix. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199316 91177308-0d34-0410-b5e6-96231b3b80d8
2014-01-15 13:17:33 +00:00
# CHECK: ll $2, 8($4)
0x60 0x44 0x30 0x08
# CHECK: sc $2, 8($4)
0x60 0x44 0xb0 0x08
Reference in New Issue Copy Permalink