6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-15 07:34:33 +00:00
Code Issues Projects Releases Wiki Activity

Get rid of what looks like a copy-and-pasted typo.

Browse Source 
Spotted by gcc-4.5.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@69673 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Duncan Sands 2009-04-21 09:44:39 +00:00
parent 7daa13c2a4
commit 005e7984cc
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86ISelLowering.cpp
View File

@ -9075,7 +9075,7 @@ X86TargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
} }
if (DestReg) { if (DestReg) {
Res.first = DestReg; Res.first = DestReg;
Res.second = Res.second = X86::GR8RegisterClass; Res.second = X86::GR8RegisterClass;
} }
} else if (VT == MVT::i32) { } else if (VT == MVT::i32) {
unsigned DestReg = 0; unsigned DestReg = 0;
@ -9092,7 +9092,7 @@ X86TargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
} }
if (DestReg) { if (DestReg) {
Res.first = DestReg; Res.first = DestReg;
Res.second = Res.second = X86::GR32RegisterClass; Res.second = X86::GR32RegisterClass;
} }
} else if (VT == MVT::i64) { } else if (VT == MVT::i64) {
unsigned DestReg = 0; unsigned DestReg = 0;
@ -9109,7 +9109,7 @@ X86TargetLowering::getRegForInlineAsmConstraint(const std::string &Constraint,
} }
if (DestReg) { if (DestReg) {
Res.first = DestReg; Res.first = DestReg;
Res.second = Res.second = X86::GR64RegisterClass; Res.second = X86::GR64RegisterClass;
} }
} }
} else if (Res.second == X86::FR32RegisterClass || } else if (Res.second == X86::FR32RegisterClass ||