6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-11 00:39:36 +00:00
Code Issues Projects Releases Wiki Activity

Added test case for PR22678 (check CONCAT_VECTORS DAG combiner pass doesn't introduce illegal types)

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230386 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Simon Pilgrim 2015-02-24 21:46:23 +00:00
parent 564b4a8e3e
commit 0115755020
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
test/CodeGen/ARM/vector-DAGCombine.ll
View File

@ -27,6 +27,14 @@ entry:
ret void
}
; PR22678
; Check CONCAT_VECTORS DAG combiner pass doesn't introduce illegal types.
define void @test_pr22678() {
%1 = fptoui <16 x float> undef to <16 x i8>
store <16 x i8> %1, <16 x i8>* undef
ret void
}
; Radar 8407927: Make sure that VMOVRRD gets optimized away when the result is
; converted back to be used as a vector type.
; CHECK-LABEL: test_vmovrrd_combine: