6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-04-30 22:37:28 +00:00
Code Issues Projects Releases Wiki Activity

32 bit shifts have only 12 bit displacements

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76000 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov 2009-07-16 14:13:24 +00:00
parent 54cea741ca
commit 014d4639d8
4 changed files with 42 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/Target/SystemZ/SystemZISelDAGToDAG.cpp
View File

@ -114,8 +114,11 @@ namespace {
#include "SystemZGenDAGISel.inc" #include "SystemZGenDAGISel.inc"
private: private:
bool SelectAddrRI12Only(SDValue Op, SDValue& Addr,
SDValue &Base, SDValue &Disp);
bool SelectAddrRI12(SDValue Op, SDValue& Addr, bool SelectAddrRI12(SDValue Op, SDValue& Addr,
SDValue &Base, SDValue &Disp); SDValue &Base, SDValue &Disp,
bool is12BitOnly = false);
bool SelectAddrRI(SDValue Op, SDValue& Addr, bool SelectAddrRI(SDValue Op, SDValue& Addr,
SDValue &Base, SDValue &Disp); SDValue &Base, SDValue &Disp);
bool SelectAddrRRI12(SDValue Op, SDValue Addr, bool SelectAddrRRI12(SDValue Op, SDValue Addr,
@ -346,8 +349,14 @@ void SystemZDAGToDAGISel::getAddressOperands(const SystemZRRIAddressMode &AM,
/// Returns true if the address can be represented by a base register plus /// Returns true if the address can be represented by a base register plus
/// an unsigned 12-bit displacement [r+imm]. /// an unsigned 12-bit displacement [r+imm].
bool SystemZDAGToDAGISel::SelectAddrRI12Only(SDValue Op, SDValue& Addr,
SDValue &Base, SDValue &Disp) {
return SelectAddrRI12(Op, Addr, Base, Disp, /*is12BitOnly*/true);
}
bool SystemZDAGToDAGISel::SelectAddrRI12(SDValue Op, SDValue& Addr, bool SystemZDAGToDAGISel::SelectAddrRI12(SDValue Op, SDValue& Addr,
SDValue &Base, SDValue &Disp) { SDValue &Base, SDValue &Disp,
bool is12BitOnly) {
SystemZRRIAddressMode AM20(/*isRI*/true), AM12(/*isRI*/true); SystemZRRIAddressMode AM20(/*isRI*/true), AM12(/*isRI*/true);
bool Done = false; bool Done = false;
@ -373,7 +382,8 @@ bool SystemZDAGToDAGISel::SelectAddrRI12(SDValue Op, SDValue& Addr,
return false; return false;
// Check, whether we can match stuff using 20-bit displacements // Check, whether we can match stuff using 20-bit displacements
if (!Done && !MatchAddress(Addr, AM20, /* is12Bit */ false)) if (!Done && !is12BitOnly &&
!MatchAddress(Addr, AM20, /* is12Bit */ false))
if (AM12.Disp == 0 && AM20.Disp != 0) if (AM12.Disp == 0 && AM20.Disp != 0)
return false; return false;

2
lib/Target/SystemZ/SystemZInstrInfo.td
View File

@ -652,7 +652,7 @@ def ROTL64ri : Pseudo<(outs GR64:$dst), (ins GR64:$src, i32imm:$amt),
[(set GR64:$dst, (rotl GR64:$src, (i32 imm:$amt)))]>; [(set GR64:$dst, (rotl GR64:$src, (i32 imm:$amt)))]>;
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// Test instructions (like AND but do not produce any result // Test instructions (like AND but do not produce any result)
// Integer comparisons // Integer comparisons
let Defs = [PSW] in { let Defs = [PSW] in {

2
lib/Target/SystemZ/SystemZOperands.td
View File

@ -252,7 +252,7 @@ def s32imm64 : Operand<i64> {
// riaddr := reg + imm // riaddr := reg + imm
def riaddr32 : Operand<i32>, def riaddr32 : Operand<i32>,
ComplexPattern<i32, 2, "SelectAddrRI12", []> { ComplexPattern<i32, 2, "SelectAddrRI12Only", []> {
let PrintMethod = "printRIAddrOperand"; let PrintMethod = "printRIAddrOperand";
let MIOperandInfo = (ops ADDR32:$base, u12imm:$disp); let MIOperandInfo = (ops ADDR32:$base, u12imm:$disp);
} }

27
test/CodeGen/SystemZ/2009-07-04-Shl32.ll Normal file
View File

@ -0,0 +1,27 @@
; RUN: llvm-as < %s | llc
target datalayout = "E-p:64:64:64-i8:8:16-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-a0:16:16"
target triple = "s390x-linux"
define void @compdecomp(i8* nocapture %data, i64 %data_len) nounwind {
entry:
br label %for.body38
for.body38: ; preds = %for.body38, %entry
br i1 undef, label %for.cond220, label %for.body38
for.cond220: ; preds = %for.cond220, %for.body38
br i1 false, label %for.cond220, label %for.end297
for.end297: ; preds = %for.cond220
%tmp334 = load i8* undef ; <i8> [#uses=1]
%conv343 = zext i8 %tmp334 to i32 ; <i32> [#uses=1]
%sub344 = add i32 %conv343, -1 ; <i32> [#uses=1]
%shl345 = shl i32 1, %sub344 ; <i32> [#uses=1]
%conv346 = sext i32 %shl345 to i64 ; <i64> [#uses=1]
br label %for.body356
for.body356: ; preds = %for.body356, %for.end297
%mask.1633 = phi i64 [ %conv346, %for.end297 ], [ undef, %for.body356 ] ; <i64> [#uses=0]
br label %for.body356
}