6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-05-20 05:38:50 +00:00
Code Issues Projects Releases Wiki Activity

Changes per review of commit 159787

Browse Source 
Mips specific inline asm operand modifier D.
   
   Comment changes and predicate change.
   
   


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159802 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jack Carter 2012-07-06 02:44:22 +00:00
parent 87c06a843c
commit 020f07f571
1 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/Mips/MipsAsmPrinter.cpp
View File

@ -333,7 +333,6 @@ bool MipsAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum,
O << "$0"; O << "$0";
return false; return false;
} }
// This will be shared with other cases in succeeding checkins
case 'D': { case 'D': {
// Second part of a double word register operand // Second part of a double word register operand
if (OpNum == 0) if (OpNum == 0)
@ -343,9 +342,10 @@ bool MipsAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum,
return true; return true;
unsigned Flags = FlagsOP.getImm(); unsigned Flags = FlagsOP.getImm();
unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags); unsigned NumVals = InlineAsm::getNumOperandRegisters(Flags);
// Number of registers represented by this operand. We are looking
// for 2 for 32 bit mode and 1 for 64 bit mode.
if (NumVals != 2) { if (NumVals != 2) {
if (!Subtarget->isGP32bit() && NumVals == 1 && MO.isReg()) { if (Subtarget->isGP64bit() && NumVals == 1 && MO.isReg()) {
// In 64 bit mode long longs are always just a single reg
unsigned Reg = MO.getReg(); unsigned Reg = MO.getReg();
O << '$' << MipsInstPrinter::getRegisterName(Reg); O << '$' << MipsInstPrinter::getRegisterName(Reg);
return false; return false;
@ -354,7 +354,6 @@ bool MipsAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum,
} }
unsigned RegOp; unsigned RegOp;
switch(ExtraCode[0]) { switch(ExtraCode[0]) {
// This will have other cases in succeeding checkins
case 'D': case 'D':
RegOp = (!Subtarget->isGP32bit()) ? OpNum : OpNum + 1; RegOp = (!Subtarget->isGP32bit()) ? OpNum : OpNum + 1;
break; break;
@ -368,8 +367,8 @@ bool MipsAsmPrinter::PrintAsmOperand(const MachineInstr *MI, unsigned OpNum,
O << '$' << MipsInstPrinter::getRegisterName(Reg); O << '$' << MipsInstPrinter::getRegisterName(Reg);
return false; return false;
} }
} // switch }
} // if ExtraCode }
printOperand(MI, OpNum, O); printOperand(MI, OpNum, O);
return false; return false;