6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-06 04:31:08 +00:00
Code Issues Projects Releases Wiki Activity

Change debug info from #define to command line option

Browse Source 
Clean up extra debug info that wasn't guarded


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@647 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2001-09-19 16:26:23 +00:00
parent 6edcad89e7
commit 045e7c8434
2 changed files with 24 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

17
lib/CodeGen/RegAlloc/PhyRegAlloc.cpp
View File

@ -1,6 +1,10 @@
#include "llvm/CodeGen/PhyRegAlloc.h" #include "llvm/CodeGen/PhyRegAlloc.h"
cl::Enum<RegAllocDebugLevel_t> DEBUG_RA("dregalloc", cl::NoFlags,
"enable register allocation debugging information",
clEnumValN(RA_DEBUG_None , "n", "disable debug output"),
clEnumValN(RA_DEBUG_Normal , "y", "enable debug output"),
clEnumValN(RA_DEBUG_Verbose, "v", "enable extra debug output"), 0);
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------
@ -267,8 +271,9 @@ void PhyRegAlloc::updateMachineCode()
const Value *const Val = Op.getVRegValue(); const Value *const Val = Op.getVRegValue();
// delete this condition checking later (must assert if Val is null) // delete this condition checking later (must assert if Val is null)
if( !Val && DEBUG_RA) { if( !Val) {
cout << "Warning: NULL Value found for operand" << endl; if (DEBUG_RA)
cout << "Warning: NULL Value found for operand" << endl;
continue; continue;
} }
assert( Val && "Value is NULL"); assert( Val && "Value is NULL");
@ -480,8 +485,10 @@ void PhyRegAlloc::allocateRegisters()
RegClassList[ rc ]->colorAllRegs(); RegClassList[ rc ]->colorAllRegs();
updateMachineCode(); updateMachineCode();
PrintMachineInstructions(Meth); if (DEBUG_RA) {
printMachineCode(); // only for DEBUGGING PrintMachineInstructions(Meth);
printMachineCode(); // only for DEBUGGING
}
} }

17
lib/Target/SparcV9/RegAlloc/PhyRegAlloc.cpp
View File

@ -1,6 +1,10 @@
#include "llvm/CodeGen/PhyRegAlloc.h" #include "llvm/CodeGen/PhyRegAlloc.h"
cl::Enum<RegAllocDebugLevel_t> DEBUG_RA("dregalloc", cl::NoFlags,
"enable register allocation debugging information",
clEnumValN(RA_DEBUG_None , "n", "disable debug output"),
clEnumValN(RA_DEBUG_Normal , "y", "enable debug output"),
clEnumValN(RA_DEBUG_Verbose, "v", "enable extra debug output"), 0);
//---------------------------------------------------------------------------- //----------------------------------------------------------------------------
@ -267,8 +271,9 @@ void PhyRegAlloc::updateMachineCode()
const Value *const Val = Op.getVRegValue(); const Value *const Val = Op.getVRegValue();
// delete this condition checking later (must assert if Val is null) // delete this condition checking later (must assert if Val is null)
if( !Val && DEBUG_RA) { if( !Val) {
cout << "Warning: NULL Value found for operand" << endl; if (DEBUG_RA)
cout << "Warning: NULL Value found for operand" << endl;
continue; continue;
} }
assert( Val && "Value is NULL"); assert( Val && "Value is NULL");
@ -480,8 +485,10 @@ void PhyRegAlloc::allocateRegisters()
RegClassList[ rc ]->colorAllRegs(); RegClassList[ rc ]->colorAllRegs();
updateMachineCode(); updateMachineCode();
PrintMachineInstructions(Meth); if (DEBUG_RA) {
printMachineCode(); // only for DEBUGGING PrintMachineInstructions(Meth);
printMachineCode(); // only for DEBUGGING
}
} }