6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 02:36:06 +00:00
Code Issues Projects Releases Wiki Activity

Do away with ImmutablePredicateOperand.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37961 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-07-06 23:22:46 +00:00
parent 14c4655403
commit 06aae67b83
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/ARM/ARMInstrInfo.td
View File

@ -288,7 +288,7 @@ def pred : PredicateOperand<OtherVT, (ops i32imm, CCR),
// Conditional code operand for conditional branches and conditional moves.
// No AlwaysVal value.
def ccop : ImmutablePredicateOperand<OtherVT, (ops i32imm, CCR), (ops)> {
def ccop : PredicateOperand<OtherVT, (ops i32imm, CCR), (ops)> {
let PrintMethod = "printPredicateOperand";
}

4
lib/Target/PowerPC/PPCInstrInfo.td
View File

@ -272,8 +272,8 @@ def memrix : Operand<iPTR> { // memri where the imm is shifted 2 bits.
// PowerPC Predicate operand. 20 = (0<<5)|20 = always, CR0 is a dummy reg
// that doesn't matter.
def pred : ImmutablePredicateOperand<OtherVT, (ops imm, CRRC),
(ops (i32 20), CR0)> {
def pred : PredicateOperand<OtherVT, (ops imm, CRRC),
(ops (i32 20), CR0)> {
let PrintMethod = "printPredicateOperand";
}