6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-20 14:29:27 +00:00
Code Issues Projects Releases Wiki Activity

[Hexagon] Adding combine reg-reg forms.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223485 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Colin LeMahieu 2014-12-05 17:38:36 +00:00
parent 4c58675d35
commit 0785bdf107
2 changed files with 22 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
lib/Target/Hexagon/HexagonInstrInfo.td
View File

@ -91,7 +91,7 @@ multiclass CMP64_rr<string OpcStr, PatFrag OpNode> {
}
//===----------------------------------------------------------------------===//
// ALU32/ALU (Instructions with register-register form)
// ALU32/ALU +
//===----------------------------------------------------------------------===//
def SDTHexagonI64I32I32 : SDTypeProfile<1, 2,
[SDTCisVT<0, i64>, SDTCisVT<1, i32>, SDTCisSameAs<1, 2>]>;
@ -155,6 +155,19 @@ class T_ALU32_3op_pred<string mnemonic, bits<3> MajOp, bits<3> MinOp,
let Inst{4-0} = Rd;
}
class T_ALU32_combineh<string Op1, string Op2, bits<3> MajOp, bits<3> MinOp,
bit OpsRev>
: T_ALU32_3op<"", MajOp, MinOp, OpsRev, 0> {
let AsmString = "$Rd = combine($Rs"#Op1#", $Rt"#Op2#")";
}
let isCodeGenOnly = 0 in {
def A2_combine_hh : T_ALU32_combineh<".h", ".h", 0b011, 0b100, 1>;
def A2_combine_hl : T_ALU32_combineh<".h", ".l", 0b011, 0b101, 1>;
def A2_combine_lh : T_ALU32_combineh<".l", ".h", 0b011, 0b110, 1>;
def A2_combine_ll : T_ALU32_combineh<".l", ".l", 0b011, 0b111, 1>;
}
multiclass T_ALU32_3op_p<string mnemonic, bits<3> MajOp, bits<3> MinOp,
bit OpsRev> {
def t : T_ALU32_3op_pred<mnemonic, MajOp, MinOp, OpsRev, 0, 0>;

8
test/MC/Disassembler/Hexagon/alu32_perm.txt
View File

@ -1,5 +1,13 @@
# RUN: llvm-mc --triple hexagon -disassemble < %s | FileCheck %s
0x11 0xdf 0x95 0xf3
# CHECK: r17 = combine(r31.h, r21.h)
0x11 0xdf 0xb5 0xf3
# CHECK: r17 = combine(r31.h, r21.l)
0x11 0xdf 0xd5 0xf3
# CHECK: r17 = combine(r31.l, r21.h)
0x11 0xdf 0xf5 0xf3
# CHECK: r17 = combine(r31.l, r21.l)
0x11 0xc0 0x15 0x70
# CHECK: r17 = aslh(r21)
0x11 0xc0 0x35 0x70