mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-07 01:38:26 +00:00
Not all entries in the range will have an SUnit. Check for that when looking
for debug information. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105324 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
b26f27969e
commit
086723d244
@ -909,6 +909,7 @@ unsigned AggressiveAntiDepBreaker::BreakAntiDependencies(
|
||||
// information related to the anti-dependency register, make
|
||||
// sure to update that as well.
|
||||
const SUnit *SU = MISUnitMap[Q->second.Operand->getParent()];
|
||||
if (!SU) continue;
|
||||
for (unsigned i = 0, e = SU->DbgInstrList.size() ; i < e ; ++i) {
|
||||
MachineInstr *DI = SU->DbgInstrList[i];
|
||||
assert (DI->getNumOperands()==3 && DI->getOperand(0).isReg() &&
|
||||
|
@ -530,6 +530,7 @@ BreakAntiDependencies(const std::vector<SUnit>& SUnits,
|
||||
// related to the anti-dependency register, make sure to update that
|
||||
// as well.
|
||||
const SUnit *SU = MISUnitMap[Q->second->getParent()];
|
||||
if (!SU) continue;
|
||||
for (unsigned i = 0, e = SU->DbgInstrList.size() ; i < e ; ++i) {
|
||||
MachineInstr *DI = SU->DbgInstrList[i];
|
||||
assert (DI->getNumOperands()==3 && DI->getOperand(0).isReg() &&
|
||||
|
Loading…
x
Reference in New Issue
Block a user