mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-06 06:33:24 +00:00
Fixed a few 64 bit cases in X86InstrInfo::commuteInstruction
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@69417 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2cf68d4d23
commit
0bd07fc5dd
@ -1368,19 +1368,19 @@ X86InstrInfo::commuteInstruction(MachineInstr *MI, bool NewMI) const {
|
||||
case X86::CMOVG64rr: Opc = X86::CMOVLE64rr; break;
|
||||
case X86::CMOVS16rr: Opc = X86::CMOVNS16rr; break;
|
||||
case X86::CMOVS32rr: Opc = X86::CMOVNS32rr; break;
|
||||
case X86::CMOVS64rr: Opc = X86::CMOVNS32rr; break;
|
||||
case X86::CMOVS64rr: Opc = X86::CMOVNS64rr; break;
|
||||
case X86::CMOVNS16rr: Opc = X86::CMOVS16rr; break;
|
||||
case X86::CMOVNS32rr: Opc = X86::CMOVS32rr; break;
|
||||
case X86::CMOVNS64rr: Opc = X86::CMOVS64rr; break;
|
||||
case X86::CMOVP16rr: Opc = X86::CMOVNP16rr; break;
|
||||
case X86::CMOVP32rr: Opc = X86::CMOVNP32rr; break;
|
||||
case X86::CMOVP64rr: Opc = X86::CMOVNP32rr; break;
|
||||
case X86::CMOVP64rr: Opc = X86::CMOVNP64rr; break;
|
||||
case X86::CMOVNP16rr: Opc = X86::CMOVP16rr; break;
|
||||
case X86::CMOVNP32rr: Opc = X86::CMOVP32rr; break;
|
||||
case X86::CMOVNP64rr: Opc = X86::CMOVP64rr; break;
|
||||
case X86::CMOVO16rr: Opc = X86::CMOVNO16rr; break;
|
||||
case X86::CMOVO32rr: Opc = X86::CMOVNO32rr; break;
|
||||
case X86::CMOVO64rr: Opc = X86::CMOVNO32rr; break;
|
||||
case X86::CMOVO64rr: Opc = X86::CMOVNO64rr; break;
|
||||
case X86::CMOVNO16rr: Opc = X86::CMOVO16rr; break;
|
||||
case X86::CMOVNO32rr: Opc = X86::CMOVO32rr; break;
|
||||
case X86::CMOVNO64rr: Opc = X86::CMOVO64rr; break;
|
||||
|
Loading…
x
Reference in New Issue
Block a user