6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-10 02:36:06 +00:00
Code Issues Projects Releases Wiki Activity

Fix a few more JIT encoding issues in the BT instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@62179 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2009-01-13 20:32:45 +00:00
parent fd246e5f84
commit 0c89b7e61e
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/X86/X86InstrInfo.td
View File

@ -2675,11 +2675,11 @@ def CMP32ri8 : Ii8<0x83, MRM7r,
// TODO: BT with immediate operands // TODO: BT with immediate operands
// TODO: BTC, BTR, and BTS // TODO: BTC, BTR, and BTS
let Defs = [EFLAGS] in { let Defs = [EFLAGS] in {
def BT16rr : I<0xA3, MRMSrcReg, (outs), (ins GR16:$src1, GR16:$src2), def BT16rr : I<0xA3, MRMDestReg, (outs), (ins GR16:$src1, GR16:$src2),
"bt{w}\t{$src2, $src1|$src1, $src2}", "bt{w}\t{$src2, $src1|$src1, $src2}",
[(X86bt GR16:$src1, GR16:$src2), [(X86bt GR16:$src1, GR16:$src2),
(implicit EFLAGS)]>, OpSize, TB; (implicit EFLAGS)]>, OpSize, TB;
def BT32rr : I<0xA3, MRMSrcReg, (outs), (ins GR32:$src1, GR32:$src2), def BT32rr : I<0xA3, MRMDestReg, (outs), (ins GR32:$src1, GR32:$src2),
"bt{l}\t{$src2, $src1|$src1, $src2}", "bt{l}\t{$src2, $src1|$src1, $src2}",
[(X86bt GR32:$src1, GR32:$src2), [(X86bt GR32:$src1, GR32:$src2),
(implicit EFLAGS)]>, TB; (implicit EFLAGS)]>, TB;