6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-26 02:22:29 +00:00
Code Issues Projects Releases Wiki Activity

whitespace

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128163 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Andrew Trick
2011-03-23 20:40:18 +00:00
parent 8b54dca41c
commit 0d93a110e3
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp
View File

@@ -1812,7 +1812,7 @@ void RegReductionPQBase::ScheduledNode(SUnit *SU) {
if (!SU->getNode()) if (!SU->getNode())
return; return;
for (SUnit::pred_iterator I = SU->Preds.begin(), E = SU->Preds.end(); for (SUnit::pred_iterator I = SU->Preds.begin(), E = SU->Preds.end();
I != E; ++I) { I != E; ++I) {
if (I->isCtrl()) if (I->isCtrl())
@@ -1880,7 +1880,7 @@ void RegReductionPQBase::UnscheduledNode(SUnit *SU) {
const SDNode *N = SU->getNode(); const SDNode *N = SU->getNode();
if (!N) return; if (!N) return;
if (!N->isMachineOpcode()) { if (!N->isMachineOpcode()) {
if (N->getOpcode() != ISD::CopyToReg) if (N->getOpcode() != ISD::CopyToReg)
return; return;