6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-09 11:25:55 +00:00
Code Issues Projects Releases Wiki Activity

Convert all of the DForm_6* operations, which makes all of the Zimm16 users

Browse Source 
dead.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15754 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner
2004-08-15 05:46:14 +00:00
parent fa14683381
commit 0ea3171fbf
4 changed files with 26 additions and 12 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/PowerPC/PPC32AsmPrinter.cpp
View File

@@ -89,6 +89,8 @@ namespace {
if (MO.getType() == MachineOperand::MO_MachineRegister) { if (MO.getType() == MachineOperand::MO_MachineRegister) {
assert(MRegisterInfo::isPhysicalRegister(MO.getReg())&&"Not physreg??"); assert(MRegisterInfo::isPhysicalRegister(MO.getReg())&&"Not physreg??");
O << LowercaseString(TM.getRegisterInfo()->get(MO.getReg()).Name); O << LowercaseString(TM.getRegisterInfo()->get(MO.getReg()).Name);
} else if (MO.isImmediate()) {
O << MO.getImmedValue();
} else { } else {
printOp(MO); printOp(MO);
} }

2
lib/Target/PowerPC/PPCAsmPrinter.cpp
View File

@@ -89,6 +89,8 @@ namespace {
if (MO.getType() == MachineOperand::MO_MachineRegister) { if (MO.getType() == MachineOperand::MO_MachineRegister) {
assert(MRegisterInfo::isPhysicalRegister(MO.getReg())&&"Not physreg??"); assert(MRegisterInfo::isPhysicalRegister(MO.getReg())&&"Not physreg??");
O << LowercaseString(TM.getRegisterInfo()->get(MO.getReg()).Name); O << LowercaseString(TM.getRegisterInfo()->get(MO.getReg()).Name);
} else if (MO.isImmediate()) {
O << MO.getImmedValue();
} else { } else {
printOp(MO); printOp(MO);
} }

20
lib/Target/PowerPC/PPCInstrFormats.td
View File

@@ -18,7 +18,6 @@ def Pseudo: Format<0>;
def Gpr : Format<1>; def Gpr : Format<1>;
def Gpr0 : Format<2>; def Gpr0 : Format<2>;
def Simm16 : Format<3>; def Simm16 : Format<3>;
def Zimm16 : Format<4>;
def PCRelimm24 : Format<5>; def PCRelimm24 : Format<5>;
def Imm24 : Format<6>; def Imm24 : Format<6>;
def Imm5 : Format<7>; def Imm5 : Format<7>;
@@ -152,8 +151,8 @@ class DForm_4<bits<6> opcode, bit ppc64, bit vmx,
let AsmString = asmstr; let AsmString = asmstr;
} }
class DForm_4_zero<string name, bits<6> opcode, bit ppc64, bit vmx> class DForm_4_zero<string name, bits<6> opcode, bit ppc64, bit vmx,
: DForm_1<name, opcode, ppc64, vmx> { dag OL, string asmstr> : DForm_1<"", opcode, ppc64, vmx> {
let ArgCount = 0; let ArgCount = 0;
let Arg0Type = 0; let Arg0Type = 0;
let Arg1Type = 0; let Arg1Type = 0;
@@ -161,6 +160,8 @@ class DForm_4_zero<string name, bits<6> opcode, bit ppc64, bit vmx>
let A = 0; let A = 0;
let B = 0; let B = 0;
let C = 0; let C = 0;
let OperandList = OL;
let AsmString = asmstr;
} }
class DForm_5<string name, bits<6> opcode, bit ppc64, bit vmx> class DForm_5<string name, bits<6> opcode, bit ppc64, bit vmx>
@@ -194,13 +195,16 @@ class DForm_5_ext<string name, bits<6> opcode, bit ppc64, bit vmx>
let Arg3Type = 0; let Arg3Type = 0;
} }
class DForm_6<string name, bits<6> opcode, bit ppc64, bit vmx> class DForm_6<bits<6> opcode, bit ppc64, bit vmx,
: DForm_5<name, opcode, ppc64, vmx> { dag OL, string asmstr>
let Arg3Type = Zimm16.Value; : DForm_5<"", opcode, ppc64, vmx> {
let OperandList = OL;
let AsmString = asmstr;
} }
class DForm_6_ext<string name, bits<6> opcode, bit ppc64, bit vmx> class DForm_6_ext<bits<6> opcode, bit ppc64, bit vmx,
: DForm_6<name, opcode, ppc64, vmx> { dag OL, string asmstr>
: DForm_6<opcode, ppc64, vmx, OL, asmstr> {
let L = ppc64; let L = ppc64;
let ArgCount = 3; let ArgCount = 3;
let Arg0Type = Imm3.Value; let Arg0Type = Imm3.Value;

14
lib/Target/PowerPC/PPCInstrInfo.td
View File

@@ -85,9 +85,15 @@ def CMPDI : DForm_5_ext<"cmpdi", 11, 1, 0>;
def CMP : XForm_16<"cmp", 31, 0, 0, 0>; def CMP : XForm_16<"cmp", 31, 0, 0, 0>;
def CMPW : XForm_16_ext<"cmpw", 31, 0, 0, 0>; def CMPW : XForm_16_ext<"cmpw", 31, 0, 0, 0>;
def CMPD : XForm_16_ext<"cmpd", 31, 0, 1, 0>; def CMPD : XForm_16_ext<"cmpd", 31, 0, 1, 0>;
def CMPLI : DForm_6<"cmpli", 10, 0, 0>; def CMPLI : DForm_6<10, 0, 0,
def CMPLWI : DForm_6_ext<"cmplwi", 10, 0, 0>; (ops CRRC:$dst, i1imm:$size, GPRC:$src1, u16imm:$src2),
def CMPLDI : DForm_6_ext<"cmpldi", 10, 1, 0>; "cmpli $dst, $size, $src1, $src2">;
def CMPLWI : DForm_6_ext<10, 0, 0,
(ops CRRC:$dst, GPRC:$src1, u16imm:$src2),
"cmplwi $dst, $src1, $src2">;
def CMPLDI : DForm_6_ext<10, 1, 0,
(ops CRRC:$dst, GPRC:$src1, u16imm:$src2),
"cmpldi $dst, $src1, $src2">;
def CMPL : XForm_16<"cmpl", 31, 32, 0, 0>; def CMPL : XForm_16<"cmpl", 31, 32, 0, 0>;
def CMPLW : XForm_16_ext<"cmplw", 31, 32, 0, 0>; def CMPLW : XForm_16_ext<"cmplw", 31, 32, 0, 0>;
def CMPLD : XForm_16_ext<"cmpld", 31, 32, 1, 0>; def CMPLD : XForm_16_ext<"cmpld", 31, 32, 1, 0>;
@@ -144,7 +150,7 @@ def MULHWU : XOForm_2<"mulhwu", 31, 11, 0, 0, 0>;
def NAND : XForm_6<"nand", 31, 476, 0, 0, 0>; def NAND : XForm_6<"nand", 31, 476, 0, 0, 0>;
def NEG : XOForm_3<"neg", 31, 104, 0, 0, 0, 0>; def NEG : XOForm_3<"neg", 31, 104, 0, 0, 0, 0>;
def NOR : XForm_6<"nor", 31, 124, 0, 0, 0>; def NOR : XForm_6<"nor", 31, 124, 0, 0, 0>;
def NOP : DForm_4_zero<"nop", 24, 0, 0>; def NOP : DForm_4_zero<"nop", 24, 0, 0, (ops), "nop">;
def ORI : DForm_4<24, 0, 0, def ORI : DForm_4<24, 0, 0,
(ops GPRC:$dst, GPRC:$src1, u16imm:$src2), (ops GPRC:$dst, GPRC:$src1, u16imm:$src2),
"ori $dst, $src1, $src2">; "ori $dst, $src1, $src2">;