6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-02 09:33:59 +00:00
Code Issues Projects Releases Wiki Activity

[vector-select] Address one of the issues in pr10902. EXTRACT_VECTOR_ELEMENT

Browse Source 
SDNodes may return values which are wider than the incoming element types. In
this patch we fix the integer promotion of these nodes.

Fixes spill-q.ll when running -promote-elements.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140471 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Nadav Rotem 2011-09-25 18:59:42 +00:00
parent 74e2d6ea66
commit 0eba4fe292
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp
View File

@ -2987,8 +2987,13 @@ SDValue DAGTypeLegalizer::PromoteIntOp_EXTRACT_VECTOR_ELT(SDNode *N) {
SDValue Ext = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl,
V0->getValueType(0).getScalarType(), V0, V1);
return DAG.getNode(ISD::TRUNCATE, dl, N->getValueType(0), Ext);
// EXTRACT_VECTOR_ELT can return types which are wider than the incoming
// element types (see PromoteIntRes_EXTRACT_VECTOR_ELT). If this is the case
// then we need to expand the outgoing value and not truncate it.
bool trunc = (N->getValueType(0).getSizeInBits() <
Ext.getValueType().getSizeInBits());
return DAG.getNode(trunc ? ISD::TRUNCATE : ISD::ANY_EXTEND,
dl, N->getValueType(0), Ext);
}
SDValue DAGTypeLegalizer::PromoteIntOp_CONCAT_VECTORS(SDNode *N) {