6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-26 23:32:29 +00:00
Code Issues Projects Releases Wiki Activity

For PR1066:

Browse Source 
Fix this by ensuring that a bitcast is inserted to do sign switching. This
is only temporarily needed as the merging of signed and unsigned is next
on the SignlessTypes plate.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@32757 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Reid Spencer 2006-12-24 00:40:59 +00:00
parent b3307b232a
commit 0f9d82c5c4
1 changed files with 8 additions and 2 deletions

10
lib/Transforms/Scalar/InstructionCombining.cpp

@ -2002,8 +2002,14 @@ Instruction *InstCombiner::visitSub(BinaryOperator &I) {
if (CU->getZExtValue() ==
SI->getType()->getPrimitiveSizeInBits()-1) {
// Ok, the transformation is safe. Insert AShr.
return new ShiftInst(Instruction::AShr, SI->getOperand(0),
CU, SI->getName());
// FIXME: Once integer types are signless, this cast should be
// removed.
Value *ShiftOp = SI->getOperand(0);
if (ShiftOp->getType() != I.getType())
ShiftOp = InsertCastBefore(Instruction::BitCast, ShiftOp,
I.getType(), I);
return new ShiftInst(Instruction::AShr, ShiftOp, CU,
SI->getName());
}
}
}