mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-02-01 17:32:36 +00:00
Fix some trailing issues from my introduction of MVT::untyped and its use for REGISTER_SEQUENCE.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133567 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
94d4c91bc5
commit
109c22c062
@ -290,7 +290,17 @@ static void GetCostForDef(const ScheduleDAGSDNodes::RegDefIter &RegDefPos,
|
|||||||
// Special handling for untyped values. These values can only come from
|
// Special handling for untyped values. These values can only come from
|
||||||
// the expansion of custom DAG-to-DAG patterns.
|
// the expansion of custom DAG-to-DAG patterns.
|
||||||
if (VT == MVT::untyped) {
|
if (VT == MVT::untyped) {
|
||||||
unsigned Opcode = RegDefPos.GetNode()->getMachineOpcode();
|
const SDNode *Node = RegDefPos.GetNode();
|
||||||
|
unsigned Opcode = Node->getMachineOpcode();
|
||||||
|
|
||||||
|
if (Opcode == TargetOpcode::REG_SEQUENCE) {
|
||||||
|
unsigned DstRCIdx = cast<ConstantSDNode>(Node->getOperand(0))->getZExtValue();
|
||||||
|
const TargetRegisterClass *RC = TRI->getRegClass(DstRCIdx);
|
||||||
|
RegClass = RC->getID();
|
||||||
|
Cost = 1;
|
||||||
|
return;
|
||||||
|
}
|
||||||
|
|
||||||
unsigned Idx = RegDefPos.GetIdx();
|
unsigned Idx = RegDefPos.GetIdx();
|
||||||
const TargetInstrDesc Desc = TII->get(Opcode);
|
const TargetInstrDesc Desc = TII->get(Opcode);
|
||||||
const TargetRegisterClass *RC = Desc.getRegClass(Idx, TRI);
|
const TargetRegisterClass *RC = Desc.getRegClass(Idx, TRI);
|
||||||
|
@ -133,6 +133,7 @@ std::string EVT::getEVTString() const {
|
|||||||
case MVT::v2f64: return "v2f64";
|
case MVT::v2f64: return "v2f64";
|
||||||
case MVT::v4f64: return "v4f64";
|
case MVT::v4f64: return "v4f64";
|
||||||
case MVT::Metadata:return "Metadata";
|
case MVT::Metadata:return "Metadata";
|
||||||
|
case MVT::untyped: return "untyped";
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
||||||
|
Loading…
x
Reference in New Issue
Block a user